FPGA-based ANN Design for Detecting Epileptic Seizure in EEG Signal

B. Karakaya, T. Kaya and A. Gulten

Abstract—This study aims to represent an FPGA (Field Programmable Gate Array) design of Artificial Neural Network (ANN) for Electroencephalography (EEG) signal processing in order to detect epileptic seizure. For analyzing brain's electrical activity, feedforward ANN model is used for classification of EEG signals. The designed ANN output layer makes a decision whether the person has epilepsy or not. In the proposed system, the ANN model is programmed and simulated on Xilinx ISE editor via computer and then, EEG signal data are transferred to FPGA-based ANN emulator core. The Core is trained on data which are patient's data and healthy person's data. After training, test data is loaded to ANN Emulator Core to detect any epileptic seizure of person's EEG signal. The main advantage of FPGA in the system is to improve speed and accuracy for epileptic seizure detection.

Index Terms—ANN, EEG, FPGA, Epilepsy.

I. INTRODUCTION

ELECTROENCEPHALOGRAM (EEG) which is obtained from recording of brain's electrical activity is important data to analyze brain's normal and abnormal activities. Epilepsy that is significant disease of brain is a chronic disease which causes sensory loss, unbalanced deictic gesture or muscular contraction comprised by abnormal activity of a group of neuron in brain. On the recognition of this disease, analysis of EEG has great importance [1].

In the analysis of EEG signal, many methods are used. In [2], high frequency and low frequency noise were suppressed by moving average and derivative-based filter. This method was used to classify normal or epileptic EEG signals. In [3], the user interface program was generated in Laboratory Virtual Instrument Engineering Workbench (LabVIEW) that has visual programming language in order to analyze EEG signals in determination of sleep stages. EEG signals can be analyzed in two domains. Due to the characteristic of signal in frequency domain, signal differs from before, during and after attack. Analyzing the characteristic of signal in time domain gives better result.

B. KARAKAYA, works at Department of Electrical-Electronics Engineering, Faculty of Engineering, Firat University, Elazig, Turkey, (e-mail: bkarakaya@firat.edu.tr).

T. KAYA, works at Department of Electrical-Electronics Engineering, Faculty of Engineering, Firat University, Elazig, Turkey, (e-mail: tkaya@firat.edu.tr).

A. GULTEN, works at Department of Electrical-Electronics Engineering, Faculty of Engineering, Firat University, Elazig, Turkey, (e-mail: agulten@firat.edu.tr).

Manuscript received August 9, 2017; accepted Nov 16, 2017. DOI: 10.17694/bajece.419544

In literature, there are many studies which are based time domain but the best one is Wavelet Transform Technique on epileptic seizure detection [4], [5]. There are also classification studies of EEG signal by using ANN model. In [6], the design of a new window function that has side-lobe roll-off ratio characteristic of ultra-spherical window and Kaiser Window's main-lobe width and ripple ratio was obtained by helping ANN. ANN model can be used for pattern recognition as well as EEG signal processing and classification [7], [8].

In literature, there are few studies on classification of EEG signals based on FPGA using neural network algorithms. One of them has two neural network algorithms that are implemented with the best accuracies into FPGA which achieves on 68% accuracy for MIT-BIH data and 70% accuracy for Mitra data [9]. In [10], simulation platform is introduced and starting from simulation in the learning phase with fixed-point operators, a methodology has been developed that is able to realize EEG signal processing with ANN model. The aim of this paper is to process EEG signal that is filtered in time domain by using ANN architecture, increase operating frequency and parallel processing ability of design. Furthermore, designed ANN model is programmed on FPGA and then signal is classified. ANN is preferred for its speed and parallel processing ability. Also, ANN can solve complex mathematical problems in real-time based on observations.

II. MATERIALS AND METHODS

A. The Study Area

Nowadays, new disease recognition implementations attract researcher's attention who work in hospitals and biomedical device industry because of faster and more accurate results requirement.

In this study, three groups of data [11] are formed from preprocessed EEG signal. These are patient's data, healthy person's data and test data. ANN is trained by transferring patient's data and healthy person's data to FPGA-based ANN Emulator Core and processing respectively. After training, test data is loaded to ANN Emulator Core on Xilinx ISE simulator to detect any epileptic seizure of person's EEG signal.

B. The Experimental Design

This simulation study is named as FPGA-based ANN Emulator Core and illustrated in Figure 1. ANN Emulator Core consists of two parts. They are Adder and Multiplier circuits. EEG data that are obtained from patient and healthy person, are filtered and normalized -1 to 1. These data must be transformed to a binary number format which has to be in fractional mode. Therefore, fixed-point number format is chosen. Numbers are arranged as 16 bit in width and quantized in the range of -1 to 1.



Fig. 1. A scheme of FPGA-based ANN Emulator Core Design.

Fixed-point number format is symbolized as Qm.n where m and n stand for integer part and fractional part of number respectively. All numbers for this design are used as signed form. Therefore, 1 bit is reserved for sign bit. Finally, number representation format is organized as Q2.13 16 bit signed fixed-point format for MATLAB. In this case, the precision of numbers is obtained as 0,122. 10-4.

Network that is programmed in the study is shown in Figure 2. As shown in Figure 2, ANN model has 4 inputs, 1 hidden layer, 1 output layer and 2 activation functions with input, bias and coefficient weightiness. ANN model is trained toward given inputs and weightiness by solving these equations below.



Fig. 2. Artificial Neural Network Processor Design.

$$H_{1} = x_{1} * w_{11} + x_{2} * w_{21} + x_{3} * w_{31} + x_{4} * w_{41} + b * wo_{1}$$

$$H_{2} = x_{1} * w_{12} + x_{2} * w_{22} + x_{3} * w_{32} + x_{4} * w_{42} + b * wo_{2}$$

$$H_{3} = x_{1} * w_{13} + x_{2} * w_{23} + x_{3} * w_{33} + x_{4} * w_{43} + b * wo_{3}$$

$$H_{4} = x_{1} * w_{14} + x_{2} * w_{24} + x_{3} * w_{34} + x_{4} * w_{44} + b * wo_{4}$$

$$H_{5} = x_{1} * w_{15} + x_{2} * w_{25} + x_{3} * w_{35} + x_{4} * w_{45} + b * wo_{5}$$
(1)

Activation function 1 is given as below

$$H_{(i)} = \begin{cases} -1, \dots, H_{(i)} < -1 \\ H_{(i)}, \dots, |H_{(i)}| \le 1 \\ 1, \dots, H_{(i)} > 1 \end{cases}$$
(2)

and concluding calculation is y_{net}.

$$y_{net} = H_1 * v_1 + H_2 * v_2 + H_3 * v_3 + H_4 * v_4 + H_5 * v_5$$
(3)

Activation function 2 is given as below

$$y = \begin{cases} 1, \dots, y_{net} > 0 \\ 0, \dots, y_{net} < 0 \end{cases}$$
(4)

and decision is determinated as,

$$error = y_{desired} - y \tag{5}$$

if error is greater than required error limit, all weightiness are updated as below equations where α is training parameter. Then, ANN model is reworked with new weightiness. If not, y is the correct output.

$$\Delta w = error * input(j) * w(i, j)$$

$$w = w + \alpha * \Delta w$$

$$\Delta v = error * H(i) * v(i) \qquad (6)$$

$$v = v + \alpha * \Delta v$$

$$\Delta wo = error * wo(i)$$

$$wo = wo + \alpha * \Delta wo$$

Arithmetic circuits in the design that are Adder and Multiplier Circuits are coded and synthesized on Xilinx ISE FPGA Editor. These two arithmetic circuits give the response in 2 clock cycles. Figure 3 illustrates port information of arithmetic circuits [12].



Fig. 3. Adder & Multiplier Circuit of ANN Emulator Core [12].

Arithmetic circuits begin to work with *permission_input* signal. After addition or multiplication operation, arithmetic circuits send *permission_output* signal with result in order to indicate that circuits are ready for new calculation.

)

	[15].	
	Adder	Multiplier
Used Logic Slices	9	35
Used Flip-Flops	1	20
Used LUTs	18	61
Latency	2	2

Table 1. Resource utilization and latencies of Adder and Multiplier circuits

Table 1 represents resource utilization and latencies of Adder and Multiplier circuits which are used for ANN Core design. Table 2 represents resource utilization of ANN Core design overall.

Used Logic Slices	9255
Used Flip-Flops	11246
Used LUTs	17149

III. RESULTS

In the simulator screen, clock cycle is selected as 100 Mhz. Total clock cycle that is needed to complete emulation of signal is 136. It means total time that is needed for emulation is 1360 ns. After training completed by using ANN model above, patient's and healthy person's data are implemented to the emulator core respectively. It is required that when a group of patient's data are applied to the core, it must give a result of 1 while in the case of healthy person's data, it is 0. Figure 4 shows the outcome of ANN Core when a group of healthy person's data are applied to the core. Figure 5 shows the outcome of ANN Core when a group of patient's data are applied to the core. Figure 6 shows the outcome of ANN Core when a group of healthy person's data are applied to the core, but in this case ydesired is selected as the person has epilepsy. Therefore, well-trained ANN gives an error as 1. Because the person is healthy.

In outcomes of ANN Emulator Core, y[15:0] represents output of the ANN model that is used for detection of seizure on EEG signal. e_hata[15:0] represents error of the ANN model calculation that is used for recalculation of weightiness if it is greater than 0. ydesired[15:0] is used for if it is 1, it means the signal is belong to epilepsy patient. If it is 0, it means the signal is belong to healthy person.

The accuracy of the study can be determined by using Mean Square Error (MSE) algorithm after signal progressed. A MATLAB function is created and the design achieves on 86.7% accuracy of detection epilepsy event.

IV. CONCLUSION

As a result of this study, it is proven that EEG signal can be classified as normal or epileptic by using ANN Core design on FPGA platform with more accuracy. Furthermore, the total required time to classify EEG signal is 1360 ns. Maximum operating frequency is obtained as 82 MHz from Xilinx Synthesis Tool. The speed of real-time implementation may change respect to design.

ANN Core design can be updated and implemented in realtime on FPGA. Furthermore, fixed-point arithmetic can be arranged as obtaining better precision.



Fig. 4. Outcome of the Core when ydesired = 0, y = 0 and error = 0.

						2,000.000 ns
	Name	Value	0 ns	500 ns	1,000 ns	1,500 ns
\implies	🕨 📑 y[15:0]	001000000000		000000000000000	X	001000000000000
\implies	🕨 式 e_hata[15:0]	000000000000000000000000000000000000000		0000000	0000000	
	🗓 x_izin_cikis	1				
	🕨 式 durum[7:0]	01000000	000)			
	🗓 clk	0				
	🐻 reset	1				
	▶ 📑 x1[15:0]	1111101100101	(00)	11111	01100101000	
	▶ 📷 x2[15:0]	1111000101001	(00)	11110	00101001100	
\rightarrow	▶ 📷 x3[15:0]	1110110010011	(00)	11101	10010011101	
	▶ 📷 x4[15:0]	0001010010010	(00)	00010	10010010111	
	> b ydesired[15:0]	001000000000	(00)	00100	000000000	
	🕨 📷 b[15:0]	001000000000	(00)	00100	000000000	
	🕨 📷 w11[15:0]	1111101010101	(00)	11111	01010101010	
	▶ 🔜 w12[15:0]	0010100001100	(00 X	00101	00001100011	
			X1: 2,000.000 ns			

Fig. 5. Outcome of the Core when ydesired= 1, y= 1 and error=0.

						2,000.000 ns
	Name	Value	0 ns	500 ns	1,000 ns	1,500 ns
\longrightarrow	🕨 📑 y[15:0]	0000000000000000		0000000	0000000	
\implies	▶ 📑 e_hata[15:0]	0010000000000		000000000000000	X	00100000000000000000
	🗓 x_izin_cikis	1				
	🕨 式 durum[7:0]	01000000	000)			
	🚻 clk	0				
	🔚 reset	1				
	▶ 📷 x1[15:0]	1111101100101	(00)	11111	01100101000	
	▶ 📷 x2[15:0]	1111000101001	(00)	11110	00101001100	
	▶ 📷 x3[15:0]	1110110010011	(00)	11101	10010011101	
\longrightarrow	▶ 📷 x4[15:0]	0001010010010	(00)	00010	10010010111	
	> b ydesired[15:0]	0010000000000	(00)	00100	000000000	
	▶ 📑 b[15:0]	0010000000000	(00)	00100	000000000	
	▶ 📷 w11[15:0]	1111101010101	(00)	11111	01010101010	
	🕨 🔛 w12[15:0]	0010100001100	(00 X	00101	00001100011	
			X1: 2,000.000 ns			

Fig. 6. Outcome of the Core when ydesired = 1, y = 0 and error = 1

REFERENCES

- J. Gotman, "Automatic recognition of epileptic seizures in the EEG", Electroencephalography and Clinical Neurophysiology, Vol. 54, No. 5, 1982, pp. 530-540.
- [2] D., Gür, T. Kaya, M. Türk, "Analysis of Normal and Epileptic EEG Signals with Filtering Methods", 2014 IEEE 22nd Signal Processing and Communications Applications Conference, SIU 2014, pp. 1877-1880.
- [3] S. Güzel, T. Kaya, H. Güler, "LabVIEW-Based Analysis of EEG Signals in Determination of Sleep Stages", 2015 IEEE 23nd Signal Processing and Communications Applications Conference, SIU 2015, 2015.
- [4] H. Adeli, S. Ghosh-Dastidar, N. Dadmehr, "A wavelet-chaos methodology for analysis of EEGs and EEG subbands to detect seizure and epilepsy", IEEE Trans. Biomed. Eng., Vol. 54, 2007, pp. 205-211.
- [5] M.M. Shaker, "EEG Waves Classifier using Wavelet Transform and Fourier Transform", Journal of Medical, Pharmaceutical Science and Engineering, Vol. 1, No. 3, 2007.
- [6] T. Kaya, M.C. Ince, "Design of FIR Filter Using Modeled Window Function with Helping of Artificial Neural Networks", Journal of The Faculty of Engineering and Architecture of Gazi University, Vol. 27, No. 3, 2012, 599-606.

- [7] R. Schuyler, A. White, K. Staley, K.J. Cios, "Epileptic seizure detection", IEEE Eng. Med. Biol. Mag., 2007, pp. 74-81.
- [8] A. Ersöz, S. Özşen, "Uyku EEG Sinyalinin Yapay Sinir Ağ Modeli ile Sınıflandırılması", Elektrik Elektronik Bilgisayar Sempozyumu, Elazığ, 2011.
- [9] S.M. Eka, M. Fajar, T. Iqbal, W. Jatmiko, I.M. Agus, "FNGLVQ FPGA design for sleep stages classification based on electrocardiogram signal", 2012 IEEE International Conference on Systems, Man, and Cybernetics (SMC), 2012, pp. 2711-2716.
- [10] A.G. Blaiech, K. Ben Khalifa, M. Boubaker, M.H. Bedoui, "Multi-width fixed-point coding based on reprogrammable hardware implementation of a multi-layer perceptron neural network for alertness classification", 2010 10th International Conference on Intelligent Systems Design and Applications (ISDA), 2010, pp. 610-614.
- [11] American Clinical Neurophysiology Society, "Guideline 8: guidelines for recording clinical EEG on digital media", J Clin Neurophysiol, Vol. 23, No. 2, 2006, pp. 122–124.
- [12] B. Karakaya, R. Yeniceri, M.E. Yalcın, "Wave computer core using fixed-point arithmetic", 2015 IEEE International Symposium on Circuits and Systems (ISCAS), 2015, pp. 1514-1517.

86

[13] E. Özpolat, B. Karakaya, T. Kaya, A. Gülten, "FPGA-based digital Filter Design for Biomedical Signal", 2016 XII International Conference on Perspective Technologies and Methods in MEMs Design (MEMSTECH), 2016, pp. 70-73.

BIOGRAPHIES



BARIS KARAKAYA was born in Elazig, Turkey 1990. He received the B.S. degree in electrical-electronics engineering from the Firat University in Elazig 2012 and M.S. degree in electronics and communication engineering from the Istanbul Technical University in Istanbul 2014. Since 2015, he is Ph.D. student at department of electrical-electronics engineering, Firat University, Elazig,

Turkey.

Since 2012, he is a Research Assistant at the Department of Electrical-Electonics Engineering, Faculty of Engineering, Firat University in Elazig, Turkey.

His research interests include embedded systems, FPGA programming, high-speed filtering processes and cryptography.



TURGAY KAYA was born in Elazig/Turkey, in 1982. He received the B.S., M.S. and Ph.D. degree in electricalelectronics engineering from the Firat University in 2003, 2006 and 2011, respectively. From 2004 to 20013, he was a Research Assistant at department of electrical-electronics engineering, Firat University, Elazig, Turkey. Since 2013,

he has been an Assistant Professor same department. His research interests include digital and analog filter design, biomedical signal processing, signal and image processing, micro-processing, artificial intelligence, heuristic optimization.



ARIF GULTEN was born in Elazig, Turkey 1970. He received the B.S. degree in electrical-electronics engineering from the Gazi University in Ankara 1993, M.S. degree from the Firat University in Elazig 1996 and PhD degree from the Firat University in Elazig 2003.

Since 2012, he is a Associate Professor at the Department of Electrical-Electonics Engineering, Faculty of Engineering, Firat University in Elazig, Turkey.

His research interests include Chaos, digital filters, bond graph and control systems.