

Lossless Grounded Capacitance Multiplier Based On Two CFOAs

Tolga Yucehan ^{a,1}

^a Afyon Kocatepe University, Dazkiri Vocational School, Afyonkarahisar, Turkey
ORCID ID: 0000-0002-8835-0907

Abstract

A new lossless grounded capacitance multiplier (GCM) based on two current-feedback operational amplifiers (CFOAs) is proposed. The proposed circuit is built with a least number of passive elements. The capacitor is selected as grounded in the proposed circuit, while one resistor is grounded and the other is floating. The proposed GCM has low power consumption and a very large multiplying factor. The passive element matching conditions are not necessary for the designed GCM. The SPICE program is used for the simulations, and all the simulations are performed with 0.18 μ m CMOS technology parameters. The simulation results verify the ideal results from 10Hz to 15MHz. Further, the designed GCM is tested in the application circuit, which is a second-order passive filter. The experiments of the designed GCM are achieved by using AD844s instead of CFOAs.

Keywords: “Grounded capacitance multiplier, CFOA, AD844, current mode, lossless.”

1. Introduction

The capacitor has an important role as a passive element in analog circuits such as oscillators, analog passive and/or active filters, etc. High-valued capacitors are not preferred because they occupy large areas in integrated circuits (ICs), as referred to in [1]. That means the area of the ICs is increased if the capacitor value is increased. Thus, the capacitance multiplier circuits designed with active devices are used instead of the capacitors in ICs. Current-mode (CM) active devices have several possible advantages over voltage-mode active devices such as operational amplifiers [2-6]. The current-feedback operational amplifier (CFOA) is one of the most preferred CM active devices in CM signal processing and low-power applications [7, 8]. There are some grounded capacitance multipliers (GCMs) based on CFOAs in the literature [9-20], and some GCMs based on other active devices in the literature [21-33]. Nevertheless, GCMs in [9-33] suffer from the following disadvantages:

i) A floating capacitor is used in the circuits of [9-11, 21-27], so they need to occupy with double poly in IC technology [34].
ii) GCMs in [11-13, 23] are designed with more than one floating resistor. iii) Several GCMs in [13-16, 22, 26-28, 33] include a capacitor in series to the X terminal of the CFOA; therefore, they have limitations at high frequency [35]. iv) The GCM in [14, 23] is built with different types of active devices. v) The circuit in [17, 25, 28-32] can be constructed with more than two commercially active devices. vi) The GCMs described in [10-13, 17-19, 21-26, 30-32] have less operating frequency range in the scale of the decade than the proposed GCM. vii) Some GCMs are lossy [27-29].

This manuscript proposes a lossless grounded capacitance multiplier, which is based on two CFOAs. The proposed lossless GCM is designed with a least number of passive elements. The capacitor is selected as grounded in the proposed circuit, while one resistor is grounded and the other is floating. The passive element matching conditions are not necessary for the designed lossless GCM. The non-ideal and ideal analysis is also computed. In addition, the parasitic impedance effects are investigated. The simulations of the designed lossless GCM are made by the SPICE program. Further, the designed GCM is tested in the second-order passive filter. The proposed circuit is experimentally constructed with two commercially active devices.

The next sections of this manuscript are planned as follows: In the second section, the CFOA is presented, and the theoretical analyses of the designed GCM are defined. The outcomes of the simulation results are given in Section 3. The proposed lossless GCM is tested in the second-order passive filter application circuit in Section 4. In the fifth section, the outcomes of the experimental results are presented. Lastly, the conclusion is discussed in Section 6.

¹ Corresponding Author

E-mail Address: tyucehan@aku.edu.tr, tolgayucehan@gmail.com

Tolga Yucehan (the author) is one of the Editor-in-Chief of this journal (International Scientific and Vocational Studies Journal). The author did not serve as an Editor-in-Chief during the reviewing process of this manuscript. The editorial process of this manuscript was carried out by Umut Saray who is the other Editor-in-Chief of this journal.

2. Proposed Lossless GCM

The symbolic representation of the CFOA containing the parasitic impedances is indicated in Fig. 1. The mathematical relations of terminals of the CFOA with the parasitic impedances and the non-ideal gains can be defined in (1).




Fig. 1. Block representation of CFOA with the parasitic impedances.

$$\begin{bmatrix} I_Y \\ V_X \\ I_Z \\ V_W \end{bmatrix} = \begin{bmatrix} sC_Y & 0 & 0 & 0 \\ \beta & R_X & 0 & 0 \\ 0 & \alpha & sC_Z + 1/R_Z & 0 \\ 0 & 0 & \eta & R_W \end{bmatrix} \begin{bmatrix} V_Y \\ I_X \\ V_Z \\ I_W \end{bmatrix} \quad (1)$$

In (1), β and η are frequency-dependent non-ideal voltage gains, while α is current gain. All non-ideal gains are equal to 1, ideally. The parasitic resistor R_Z is ideally infinity, while R_X and R_W are ideally equal to zero. Also, the parasitic capacitors, named C_Y and C_Z , are ideally equal to zero. The designed lossless GCM is demonstrated in Fig. 2.




Fig. 2. The proposed lossless GCM based on CFOAs.

If the parasitic impedances of the CFOAs are comprised, and their non-ideal gains are neglected, the input impedance (Z_{in}) of the designed GCM is calculated as in (2).

$$Z_{in} = \frac{1 - R_{X1}Y_a + Y_c(1 + Y_b(R_2 + R_{W2}))}{Y_c(1 + Y_b(R_2 + R_{W2}))} \frac{(R_{X1} - R_{X2} + R_{X1}R_{X2}Y_a)}{(1 + R_{X2}Y_a) - Y_a} \quad (2)$$

Here, $Y_a = sC_{Y1} + sC_{Z1} + 1/R_{Z1}$, $Y_b = sC_{Y2} + 1/R_1$, and $Y_c = sC_1 + sC_{Z2} + 1/R_{Z2}$. If β , η , and α of the CFOAs are included, and their parasitic impedances are neglected, Z_{in} is computed as in (3).

$$Z_{in} = \frac{\alpha_1 \alpha_2 \beta_1 \beta_2 \eta_2}{sC_1(1 + R_2/R_1)} \quad (3)$$

If β , η , and α and the parasitic impedances of the CFOAs are neglected, Z_{in} is defined as in (4).

$$Z_{in} = \frac{1}{sC_1(1+R_2/R_1)} = \frac{1}{sC_1K} = \frac{1}{sC_{eq}} \quad (4)$$

Here, K is the multiplying factor, which is equal to $1+R_2/R_1$, and the equivalent capacitance (C_{eq}) of the designed GCM is equal to $C_1 \times (1+R_2/R_1)$.

3. Simulation Results of The Proposed GCM

The internal structure of the CFOA based on the MOS transistor is given in Fig. 3 and derived from [36]. The equations of the small signal input and output resistances of the Fig. 3 are calculated as in (5).

$$r_X = \frac{r_{O5}}{\left(\frac{1}{g_{m4}} + \frac{1}{g_{m12}}\right)(r_{O1} // r_{O21})(r_{O17} // r_{O25})g_{m17}g_{m19}g_{m21}} \quad (5a)$$

$$r_Z = (r_{O6}r_{O14}g_{m14}) // (r_{O31}r_{O36}g_{m31}) \quad (5b)$$

$$r_W = \frac{r_{O13}}{\left(\frac{1}{g_{m10}} + \frac{1}{g_{m15}}\right)(r_{O7} // r_{O23})(r_{O18} // r_{O27})g_{m18}g_{m20}g_{m23}} \quad (5c)$$




Fig. 3. The internal structure of the CFOA derived from [36].

The width (W) and length (L) parameter values of the MOS transistors of the CFOA are shown in Table 1. The simulations are made with $0.18\mu\text{m}$ CMOS technology parameters [37] for the MOS transistors in Fig. 3. The bias voltages are taken as $V_{B1} = -0.02$ V and $V_{B2} = -0.45$ V, and the supply voltages of the internal structure are selected as ± 0.9 V. As a result of selecting these values, the β , η , and α and the parasitic impedances of the CFOA are computed as in Table 2.

Table 1. The width and length parameter values of the MOS transistors.

Transistors		L (μm)	W (μm)
PMOS	M_1 - M_{18}	0.5	4
NMOS	M_{19} - M_{28} , M_{30} , M_{31} , M_{33} , M_{35} , M_{36} , M_{38}	0.5	2
	M_{29} , M_{32} , M_{34} , M_{37}	0.5	12

Table 2. Values of the some performance parameters of the CFOA.

Parasitic Impedances of The CFOA					
$R_X \cong 27.8\Omega$	$R_Z \cong 0.378G\Omega$	$R_W \cong 27.8\Omega$	$C_Z \cong 6.2fF$	$C_Y \cong 1.8fF$	
Non-ideal Gains of The CFOA					
$\alpha = 1.0000$	$\beta = 1.0000$	$\eta = 1.0000$	$f_\alpha \cong 140MHz$	$f_\beta \cong 147MHz$	$f_\eta \cong 191MHz$

The SPICE program is used to make all simulations. R_1 and R_2 resistors of the proposed GCM are chosen as $1k\Omega$ and $9k\Omega$, respectively. Also, the capacitor C_1 in Fig. 2 is selected as $100pF$. As a result, K and C_{eq} are ideally found as 10 and $1nF$, respectively. In Fig. 4, the outcomes of the AC analysis results for the designed lossless GCM are shown comparatively with the ideal results. The Monte Carlo (MC) analysis outcomes are given in Fig. 5, in which Gauss deviations of all the passive elements are taken as 5 %. The MC analysis is made with 200 samples. In Fig. 6, the AC temperature analysis outcomes are demonstrated where the temperature is varied from $-60^\circ C$ to $120^\circ C$, with the Gauss deviation chosen as 5 %. In the temperature analysis, the linear temperature changes of all the resistors for $1^\circ C$ are taken as 15 ppm. In addition, the time-domain analysis is performed for the proposed GCM, and the results are indicated in Fig. 7. An input current that has $0.5\mu A$ magnitude at $100kHz$ is applied to the proposed GCM for the time-domain analysis. Fig. 8 shows the magnitude and phase results comparatively with the ideal results for different K values. In this simulation, resistor R_1 is selected as $1k\Omega$, while R_2 is chosen as $9k\Omega$, $99k\Omega$, and $999k\Omega$, respectively. Capacitor C_1 is selected the same as with other simulations. Consequently, K is calculated as 10, 100, and 1000, while C_{eq} is $1nF$, $10nF$, and $100nF$. The total power consumption of the designed lossless GCM is about $62.9\mu W$.




Fig. 4. AC impedance results of the designed GCM.




Fig. 5. Outcomes of the MC analysis results for the proposed designed GCM.




Fig. 6. Temperature analysis results of the designed lossless GCM.




Fig. 7. The input current and output voltages of the designed lossless GCM.




Fig. 8. AC impedance results of the designed lossless GCM for different multiplying factors.

The comparison table for the proposed GCM with the CFOA-based GCMs in [9-20] is shown in Table 3. In Table 3, Figure of Merit (FoM) is a term that is related to operating frequency range, supply voltages, total power consumption, and number of active devices. Also, FoM is shown in (6) as an equation. According to Table 3, if the power consumption, operating frequency range, K, and supply voltages are considered together, the proposed circuit is assumed to be more advantageous than other circuits in Table 3.

$$FoM = \frac{\text{Operating Frequency Range}}{\text{Supply Voltages} \times \text{Total Power Consumption} \times \text{Number of Active Devices}} \quad (6)$$

Table 3. The comparison table for the CFOA-based GCMs in [9-20] with the proposed GCM.

References	Figure	# of Active Devices	# of C / R	# of Floating Capacitor	# of Floating Resistor(s)	Technology	Supply Voltages (V)	Power Dissipation (mW)	Operating Frequency Range (Hz)	Operating Frequency Range (decade)	K	FoM
[9]	2c	2 CFOA	1 / 2	1	0	-	-	-	-	-	50	-
[10]	2	2 CFOA	1 / 2	1	1	0.35μ	±0.75	0.507	5.75 – 512.8k	4.95	5	117.27M
[11]	4	1 CFOA	1 / 2	1	2	AD844	-	-	1k – 1M	3	10	-
[12]	3	2 CFOA	1 / 2	0	2	AD844	±9	233	~30 – ~30M	6	20	238.44k
[13]	2	1 ICFOA	1 / 2	0	2	0.13μ	±0.75	0.1	100k - 6M	1.78	51	800k
[14]	1	1 CFOA, 1 OTA	1 / 1	0	0	AD844, LM13700N	±5	-	2 – 7M	6.54	400	-
[15]	2	2 CFOA	1 / 2	0	1	AD844	-	-	-	-	-	-
[16]	2c	2 CFOA	1 / 2	0	1	AD844	-	-	-	-	-	-
[17]	3a	1 MCFOA	1 / 2	0	0	0.25μ	±1.5	0.52	~30k – ~30M	3	-	-
[17]	3b	1 MCFOA	1 / 2	0	0	0.25μ	±1.5	0.52	~30k – ~30M	3	-	-
[18]	2	1 ICFOA	1 / 2	0	1	0.18μ	±1.25	0.024	1 – 30k	4.48	10000	1G
[19]	3	2 CFOA	1 / 2	0	1	0.13μ	±0.75	-	100k – 100M	3	100	-
[19]	6	3 CFOA	1 / 3	0	1	0.13μ	±0.75	-	100 – 100M	6	100	-
[20]	2b	2 CFOA	1 / 2	0	1	AD844	-	-	-	-	-	-
Proposed GCM	2	2 CFOA	1 / 2	0	1	0.18μ	±0.9	0.0629	10 – 15M	6.18	1000	13.25G

-: Not available. FoM: Figure of Merit is given in (6)
 MCFOA: Modified CFOA. ICFOA: Inverting CFOA. OTA: Operational transconductance amplifier.

The AC analysis performances of the GCMs in [15, 20] are compared to the proposed GCM. This comparison is made when K is selected as 10, and the value of the capacitor is equal to 100pF for the proposed GCM and the GCMs in [15, 20]. A comparison of AC analysis results of the GCMs in [15, 20] with the proposed lossless GCM is given in Fig. 9.




Fig. 9. A comparison of AC impedance results of the designed lossless GCM with the GCMs in [15, 20].

4. Application Example

The proposed lossless GCM is tested in the application circuit, which is a second-order passive filter shown in Fig. 10. This application circuit has two outputs. This second-order passive filter behaves as a low-pass filter (LPF) from one output and behaves as a notch filter (NF) from another output. The transfer functions (TFs) of the filter are given in (7), and (8). Also, the resonance frequency (f_0) and the quality factor (Q) are shown in (9).




Fig. 10. Second-order passive filter.

$$TF_{LP} = \frac{1/L_F C_F}{s^2 + s\left(R_F/L_F\right) + 1/L_F C_F} \quad (7)$$

$$TF_{NF} = \frac{s^2 + 1/L_F C_F}{s^2 + s\left(R_F/L_F\right) + 1/L_F C_F} \quad (8)$$

$$f_0 = \frac{1}{2\pi} \frac{1}{\sqrt{L_F C_F}} \quad (9a)$$

$$Q = \frac{1}{R_F} \sqrt{\frac{L_F}{C_F}} \quad (9b)$$

A resistor and an inductor in Fig. 10 are chosen as $1\text{k}\Omega$ and 5mH , respectively. The proposed GCM is used instead of the capacitor (C_F) in the second-order passive filter. R_1 , R_2 , and C_1 of the designed lossless GCM in Fig. 2 are selected as $1\text{k}\Omega$, $49\text{k}\Omega$, and 100pF , respectively. Thus, $K = 50$, and $C_{eq} = 5\text{nF}$. Consequently, selecting these values of the application example and the proposed GCM, f_0 and Q are calculated as 31.831kHz and 1 , ideally. AC frequency analysis outcomes of the filter are demonstrated in Fig. 11, while noise analysis outcomes for the LP output are represented in Fig. 12. The transient analysis is also made for the application circuit, and its results for the LP output are plotted in Fig. 13. The sinusoidal input voltage, which has 0.5mV amplitude at 1kHz , is implemented to the filter.




Fig. 11. The outcomes of the AC analysis results of the application example.




Fig. 12. The outcomes of the noise analysis results for the LP output of the application example.




Fig. 13. The outcomes of the transient analysis results for the LP output of the application example.

5. Experiment Results

The designed GCM is implemented with AD844s [38], which are used instead of the CFOAs. AD844 is a commercially active device of the CFOA; thus, one CFOA can be built with one AD844. In Fig. 14, the experimental circuit is shown, where an additional AD844 and one resistor (R_i) are used as a current generator. The supply voltages of the AD844s are $\pm 12V$. The resistors R_1 and R_2 are taken as $1k\Omega$ and $10k\Omega$, respectively, while $C_1 = 1nF$. As a result of selecting these values of the proposed GCM in experiments, K and C_{eq} are ideally found as 11 and 11nF. Also, R_i of the current generator in Fig. 14 is selected as $4.7k\Omega$. Besides, $Z_{eq} = V_{out} \times R_i / V_{in}$ is taken for the experiments. The AC magnitude and phase outcomes are given in Fig. 15. The transient analysis is also made in which a sinusoidal input voltage with 0.6V peak-to-peak magnitude at 1kHz is applied. The results of the time-domain analysis are shown in Fig. 16. As seen in Fig. 16, it is clear that there is a phase difference of approximately 90° between the input and output signals of the proposed circuit, and the input impedance of the proposed GCM has a phase of -90° .




Fig. 14. Experimental circuit scheme of the proposed GCM.




Fig. 15. The outcomes of the AC analysis results of the proposed GCM.




Fig. 16. Time-domain analysis outcomes of the proposed GCM.

6. Conclusion

In this manuscript, a new CFOA-based lossless GCM is designed. Two resistors, two CFOAs, and a capacitor are used in the designed GCM. The passive element matching conditions are not necessary for the designed circuit. One of the resistors is floating, and the other is grounded while the capacitor is grounded. The multiplying factor can be chosen to be very large, and the total power consumption is low enough. Simulations are performed by using the SPICE program, and the designed GCM is examined in a second-order passive filter application circuit. Also, all the simulations are performed with 0.18 μ m CMOS

technology parameters. The designed lossless GCM can be operated from 10Hz to 15MHz. The experiments are built on the breadboard, in which AD844s are utilized instead of the CFOAs. Also, the Keitley DSOX1102G digital oscilloscope and the Keitley 2220-30-1 DC power supply are used in the experiments. However, simulation and experiments verify the theory well, whereas parasitic impedances and non-idealities of the CFOA, parasitic impedances of the breadboard, and the non-idealities of the AD844s a bit influence the performances of the designed lossless circuit.

References

- [1] A. D. Amico, C. Di Natale, M. Mariucci, and G. Barccarani, "Active capacitance multiplication for sensor application," 1997.
- [2] B. Wilson, "Recent developments in current conveyors and current-mode circuits," *IEE Proc. G Circuits, Devices Syst.*, vol. 137, no. 2, pp. 63–77, 1990, doi: 10.1049/ip-g-2.1990.0014.
- [3] B. Wilson, "Tutorial review trends in current conveyor and current-mode amplifier design," *Int. J. Electron.*, vol. 73, no. 3, pp. 573–583, Sep. 1992, doi: 10.1080/00207219208925692.
- [4] C. Toumazou, F. J. Lidgey, and D. G. Haigh, *Analogue IC design: the current-mode approach*. London: The Institution of Engineering and Technology, 1993.
- [5] F. Giuseppe and N. C. Guerrini, *Low-voltage low-power CMOS current conveyors*. New York, United States of America: Kluwer Academic Publishers, 2004.
- [6] R. Senani, D. R. Bhaskar, and A. K. Singh, *Current Conveyors Variants, Applications and Hardware Implementations*. Cham: Springer International Publishing, 2015. doi: 10.1007/978-3-319-08684-2.
- [7] G. Ferri and N. C. Guerrini, "Low-voltage low-power novel CCII topologies and applications," in *ICECS 2001. 8th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.01EX483)*, 2001, vol. 2, pp. 1095–1098. doi: 10.1109/ICECS.2001.957693.
- [8] E. Yuce, "DO-CCII/DO-DVCC based electronically fine tunable quadrature oscillators," *J. Circuits, Syst. Comput.*, vol. 26, no. 2, pp. 1–17, 2017, doi: 10.1142/S0218126617500256.
- [9] R. Verma, N. Pandey, and R. Pandey, "Capacitance characteristics behavior of 0.5 Order FC using CFOA based FC multiplier," *Adv. Electr. Electron. Eng.*, vol. 20, no. 1, pp. 43–56, 2022, doi: 10.15598/aeec.v20i1.3621.
- [10] R. Verma, N. Pandey, and R. Pandey, "Novel CFOA based capacitance multiplier and its application," *AEU - Int. J. Electron. Commun.*, vol. 107, pp. 192–198, 2019, doi: 10.1016/j.aeue.2019.05.010.
- [11] A. A. Khan, S. Bimal, K. K. Dey, and S. S. Roy, "Current conveyor based R- and C- multiplier circuits," *AEU - Int. J. Electron. Commun.*, vol. 56, no. 5, pp. 312–316, Jan. 2002, doi: 10.1078/1434-8411-54100121.
- [12] M. Dogan and E. Yuce, "A new CFOA based grounded capacitance multiplier," *AEU - Int. J. Electron. Commun.*, vol. 115, p. 153034, 2020, doi: 10.1016/j.aeue.2019.153034.
- [13] R. Arslanalp and T. Yucehan, "Capacitance multiplier design by using CFOA-," *2015 23rd Signal Process. Commun. Appl. Conf. SIU 2015 - Proc.*, pp. 1393–1396, 2015, doi: 10.1109/SIU.2015.7130102.
- [14] M. A. Al-Absi and M. T. Abuelma'atti, "A novel tunable grounded positive and negative impedance multiplier," *IEEE Trans. Circuits Syst. II Express Briefs*, vol. 66, no. 6, pp. 924–927, 2019, doi: 10.1109/TCSII.2018.2874511.
- [15] A. Fabre, "Gyrator implementation from commercially available transimpedance operational amplifiers," *Electron. Lett.*, vol. 28, no. 3, p. 263, 1992, doi: 10.1049/el:19920162.
- [16] R. Senani, "Realization of a class of analog signal processing / signal generation circuits: novel configurations using current feedback Op-Amps," *Frequenz*, vol. 52, no. 9–10, pp. 196–206, Sep. 1998, doi: 10.1515/FREQ.1998.52.9-10.196.
- [17] E. Yuce and S. Minaei, "A modified CFOA and its applications to simulated inductors, capacitance multipliers, and analog filters," *IEEE Trans. Circuits Syst. I Regul. Pap.*, vol. 55, no. 1, pp. 266–275, Feb. 2008, doi: 10.1109/TCSI.2007.913689.

- [18] T. Yucehan and E. Yuce, "A new grounded capacitance multiplier using a single ICFOA and a grounded capacitor," *IEEE Trans. Circuits Syst. II Express Briefs*, vol. 69, no. 3, pp. 729–733, 2022, doi: 10.1109/TCSII.2021.3102118.
- [19] E. Özer, M. E. Başak, and F. Kaçar, "Realizations of lossy and lossless capacitance multiplier using CFOAs," *AEU - Int. J. Electron. Commun.*, vol. 127, no. August, 2020, doi: 10.1016/j.aeue.2020.153444.
- [20] A. Toker, O. Cicekoglu, and H. Kuntman, "New active gyrator circuit suitable for frequency-dependent negative resistor implementation," *Microelectronics J.*, vol. 30, no. 1, pp. 59–62, Jan. 1999, doi: 10.1016/S0026-2692(98)00086-X.
- [21] V. Stornelli, L. Safari, G. Barile, and G. Ferri, "A new VCII based grounded positive/negative capacitance multiplier," *AEU - Int. J. Electron. Commun.*, vol. 137, no. April, p. 153793, 2021, doi: 10.1016/j.aeue.2021.153793.
- [22] A. Kumar, D. Singh, and D. Nand, "A novel CFDITA-based design of grounded capacitance multiplier and its transpose structure," *Circuits, Syst. Signal Process.*, vol. 41, no. 10, pp. 5319–5339, 2022, doi: 10.1007/s00034-022-02032-4.
- [23] D. R. Bhaskar, G. Mann, and P. Kumar, "OTRA-based positive/negative grounded capacitance multiplier," *Analog Integr. Circuits Signal Process.*, vol. 111, no. 3, pp. 469–481, 2022, doi: 10.1007/s10470-022-02032-z.
- [24] D. Ozenli, E. Alaybeyoglu, and H. Kuntman, "A tunable lossy grounded capacitance multiplier circuit based on VDTA for the low frequency operations," *Analog Integr. Circuits Signal Process.*, vol. 113, no. 2, pp. 163–170, 2022, doi: 10.1007/s10470-022-02077-0.
- [25] D. Ozenli and E. Alaybeyoglu, "An electronically tunable CMOS implementation of capacitance multiplier employing CCCDTA," *AEU - Int. J. Electron. Commun.*, vol. 155, no. August, p. 154359, 2022, doi: 10.1016/j.aeue.2022.154359.
- [26] D. Singh, D. Nand, and A. Kumar, "Newly realized grounded capacitance multiplier using single CFDITA," *2021 7th Int. Conf. Signal Process. Commun. ICSC 2021*, no. 1, pp. 362–365, 2021, doi: 10.1109/ICSC53193.2021.9673477.
- [27] M. Shrivastava, P. Kumar, A. Raj, and D. R. Bhaskar, "Single current follower differential input transconductance amplifier based grounded lossy capacitance multiplier with large multiplication factor," *Int. J. Numer. Model. Electron. Networks, Devices Fields*, no. May, pp. 1–13, 2023, doi: 10.1002/jnm.3139.
- [28] T. Unuk and E. Yuce, "DVCC+ based immittance function simulators including grounded passive elements only," *J. Circuits, Syst. Comput.*, vol. 30, no. 15, pp. 5–14, 2021, doi: 10.1142/S0218126621502789.
- [29] P. Moonmuang, T. Pukkalanun, and W. Tangsrirat, "Floating/grounded series/parallel R-L, R-C and L-C immittance simulators employing VDTAs and only two grounded passive elements," *AEU - Int. J. Electron. Commun.*, vol. 145, no. September 2021, p. 154095, 2022, doi: 10.1016/j.aeue.2021.154095.
- [30] T. Unuk, "DVCC+ based grounded simulator suitable for capacitance multiplier and frequency dependent negative resistor," *2023 33rd Int. Conf. Radioelektronika*, pp. 1–4, 2023, doi: 10.1109/RADIOELEKTRONIKA57919.2023.10109051.
- [31] S. Singh, Jatin, N. Pandey, and R. Pandey, "Electronically tunable grounded capacitance multiplier," *IETE J. Res.*, vol. 68, no. 4, pp. 2989–3000, 2022, doi: 10.1080/03772063.2020.1739573.
- [32] P. Moonmuang, M. Fasehuddin, T. Pukkalanun, N. Herencsar, and W. Tangsrirat, "VDTA-based floating/grounded series/parallel R-L and R-C immittance simulators with a single grounded capacitor," *AEU - Int. J. Electron. Commun.*, vol. 160, no. September 2022, p. 154502, 2023, doi: 10.1016/j.aeue.2022.154502.
- [33] N. Kumar, M. Kumar, and N. Pandey, "A programmable tunable active grounded and floating immittance circuit using CCTA and their applications," *Int. J. Electron.*, vol. 110, no. 1, pp. 73–106, 2023, doi: 10.1080/00207217.2021.2001876.
- [34] R. J. Baker, *CMOS Circuit Design, Layout and Simulation*, 4th ed. Hoboken, NJ, USA: Wiley, 2019, pp. 115–116
- [35] E. Yuce and S. Minaei, "Universal current-mode filters and parasitic impedance effects on the filter performances," *Int. J. Circuit Theory Appl.*, vol. 36, no. 2, pp. 161–171, Mar. 2008, doi: 10.1002/cta.418.

- [36] W. S. Hassanein, I. A. Awad, and A. M. Soliman, "New high accuracy CMOS current conveyors," *AEU - Int. J. Electron. Commun.*, vol. 59, no. 7, pp. 384–391, 2005, doi: 10.1016/j.aeue.2004.10.001.
- [37] S. Minaei and E. Yuce, "Novel voltage-mode all-pass filter based on using DVCCs," *Circuits, Syst. Signal Process.*, vol. 29, no. 3, pp. 391–402, Jun. 2010, doi: 10.1007/s00034-010-9150-3.
- [38] Analog Devices, "AD844 - 60 MHz, 2000 V/ μ s, Monolithic Op Amp With Quad Low Noise," *AD844 Data Sheet Rev. G*, pp. 1–20, 2017, [Online]. Available: <https://www.analog.com/media/en/technical-documentation/data-sheets/ad844.pdf>