

GAZİ

JOURNAL OF ENGINEERING SCIENCES

## New FinFet Transistor Implementation of Floating and Grounded Inductance Simulator Based on Active Elements.

Hüseyin Demirel<sup>a\*</sup>, Arsen Ahmed Mohammed<sup>b</sup>

Submitted: 27.10.2023 Revised: 29.12.2023 Accepted: 29.12.2023 doi:10.30855/gmbd.0705095

### ABSTRACT

This research presents a new Finfet transistor that utilizes current mode active device technology to construct a floating and grounded inductance simulator. In this work, the grounded inductance circuit (GIC) uses only two Z-copy current follower transconductance amplifiers (Zc-CFTA's) and one grounded capacitor, and the floating inductance circuit (FIC) in the suggested simulator uses just three Z-copy current follower transconductance amplifiers (ZC-CFTA's) as active elements with only a single grounded capacitor as an active inductor simulation. The aim of this work is to realize an active inductance simulator with only one capacitor, which is commercially available as an active building block (ABB). In addition, the designed circuit shows low incremental active and passive hypersensitivity and non-interactive electronic control of the quality factor (Q) and natural angle frequency ( $\omega_0$ ). Through computer simulation results with a fourth-order Butterworth band-pass filter using LT-spice and a cadence virtuoso program with a 7nm process parameter, the suggested circuits' performances were assessed.

**Keywords:** Finfet transistor, floating and grounded inductance simulator, Z-copy CFTA (ZC-CFTA).

<sup>a\*</sup> Yıldırım Beyazıt University, Business School, Dept. of Management Information Systems  
06760 - Ankara, Türkiye  
Orcid: [0000-0003-2983-1425](https://orcid.org/0000-0003-2983-1425)  
e mail: husdemirel06@gmail.com

<sup>b</sup> Kirkuk University, Engineering Faculty, Dept. of Electrical Engineering  
Kirkuk, IRAK  
Orcid: [0000-0003-2239-9940](https://orcid.org/0000-0003-2239-9940)

\*Corresponding author:  
huseyindemirel@aybu.edu.tr

## Aktif Elemanlara Dayalı Yüzen ve Topraklanmış Endüktans Simülâtörünün Yeni FinFET Transistör Uygulaması.

### ÖZ

Bu araştırma, yüzen ve topraklanmış bir endüktans simülâtörü oluşturmak için Akım mod aktif cihaz teknolojisini kullanan yeni bir Finfet transistörü sunmaktadır. Bu çalışmada, topraklanmış endüktans devresi (GIC) yalnızca iki Z-kopya akım takipçisi traniletkenlik amplifikatörü (ZC-CFTA'ler) ve bir topraklanmış kapasitör kullanır ve önerilen simülâtördeki yüzen endüktans devresi (FIC), aktif bir indüktör simülasyonu olarak yalnızca tek topraklanmış kapasitörle aktif elemanlar olarak sadece üç Z-kopya akım takipçi traniletkenlik amplifikatörü (ZC-CFTA) kullanır. Bu çalışmanın amacı, ticari olarak aktif yapı taşı (ABB) olarak temin edilebilen tek bir kapasitörle aktif endüktans simülâtörü gerçekleştirmektir. Ek olarak, tasarlanan devre düşük artımlı aktif ve pasif aşırı duyarlılık ve kalite faktörünün (Q) ve doğal açı frekansının ( $\omega_0$ ) etkileşimli olmayan elektronik kontrolünü gösterir. Dördüncü dereceden Butterworth bant geçişli filtre kullanan LT-SPIICE ve 7nm işlem parametresine sahip cadence virtüöz programı ile bilgisayar simülasyon sonuçları ile önerilen devrelerin performansları değerlendirildi.

**Anahtar Kelimeler:** Finfet transistör, yüzer ve topraklanmış endüktans simülâtörü, Z-kopya CFTA (ZC-CFTA)

## 1. Introduction

Current differential conduction amplifiers (CDTA) are a new type of current mode device that offers flexibility and full functionality. It has been widely used in analog inductor, analog filter, and sinusoidal oscillator designs. However, in most of the circuits that have been reported, 2 or more CDTA's have been used, and useless P- or N-terminals have appeared, which not only creates a success rate that's wasteful, and it can also cause noise interference. For this reason, an improved version of CDTA has appeared, and people call it a current follower transconduction amplifier (CFTA). CFTA-based general filters have been reported, but CFTA-based ground-analog inductors and floating analog inductors are not common. The author was inspired by literature [1-7] to replace CDTA in simulated inductor circuits with CFTA, which realizes a grounded analog inductor and a floating analog inductor, respectively. The circuit uses ground capacitors, has minimal active components, and has no suspended input and output terminals. It is an analog inductor circuit with minimal components. To prove the reliability of the circuit operation, based on this floating and ground analog inductor, a fourth-order Butterworth band pass filter was designed separately using component replacement methods. The main feature is that the pole frequency can be adjusted linearly by electric regulation. Computer simulation shows that the circuit designed correctly is effective.

## 2. Description Of Active Elements

It is an active device suitable for use in analog signal processing in both voltage and current modes. The CFTA is a three-pole active device. On the input side, there will be only one terminal, the f-terminal, and the output will have the same structure as CDTA, that is, it will consist of a z terminal, and the symbol x and the electrical equivalence circuit of the CFTA are represented in Figure 1. The relationship between the incoming and outgoing currents is explained as follows: The current at the z pole will be equal to the current flowing at the f pole, while the current at the x pole will be the transmission, transferred from the voltage at the z pole, so at the z pole there will be a voltage. external loads will have to be brought in. The  $\pm$  design indicates the direction of the current at the x pole; normally, the current at the x pole flows out. On the ideal side, the CFTA is designed to have a resistance value; on the input side, the f terminal has a value of zero, while the z and x terminals are designed to have an infinite resistance value based on said property. The root can be represented by a metric equation, as in equation 1 [7-9].

$$\begin{bmatrix} Vf \\ Iz \\ Izc \\ +Ix \\ -Ix \end{bmatrix} = \begin{bmatrix} 0 & 0 & 0 & 0 & 0 \\ 1 & 0 & 0 & 0 & 0 \\ 1 & 0 & 0 & 0 & 0 \\ 0 & +gm & 0 & 0 & 0 \\ 0 & -gm & 0 & 0 & 0 \end{bmatrix} \begin{bmatrix} Vf \\ Vz \\ VzC \\ +Vx \\ -Vx \end{bmatrix} \quad (1)$$




Figure 1. Zc-CFTA (a) Electrical Symbols and (b) Electrical Equivalent Circuits.

When  $gm$  is the transfer conductance value, the  $gm$  value can be controlled by adjusting the bias current ( $I_B$ ) on the input side.

The  $gm$  values of Zc-CFTAs designed with Finfet transistor technologies are shown in equations (2) and (3), respectively. The internal circuits designed for the Zc-CFTA with Finfet transistor technology are shown in Figure 2.

$$Iz = Izc = If, Vf = 0, Ix_{\pm} = \pm gm Vz \quad (2)$$

$$g_m = \frac{I_B}{2.V_T} \tag{3}$$




Figure 2. Finfet transistor realization of the z-copy CFTA used in simulations.

Among them,  $g_m$  is the transconductance gain of the  $Z_c$ -CFTA,  $V_T$  is the thermal voltage, and  $I_B$  is the bias current of the transconductance amplifier. It is the bias current of the transconductance amplifier, and the  $x$  can be freely taken between the  $x$ - and  $x$ -end of the transconductance amplifier [10-12]. Figure 3 shows a new active analog inductor simulator. Figure 3 (a) is a ground-analog inductor simulator based on  $Z_c$ -CFTA. It can be obtained from Figure 3 (a).

$$I_1 == -I_{z1} == -I_{x2} == \pm \frac{g_{m2}.I_{z2}}{s.C_1} = \frac{g_{m1}.g_{m2}.V_1}{s.C} \tag{4}$$

$$Z_1 = \frac{V_1}{I_1} = \frac{s.C}{g_{m1}.g_{m2}} \tag{5}$$

Therefore, from the above equation and formula (2), the equivalent inductance can be obtained as:

$$Lequ. = \frac{4.V_T^2.C_1}{I_B} \tag{6}$$




Figure 3. New active analog inductor simulation based on  $Z_c$ -CFTA: (a) Finfet  $Z_c$ -CFTA-based grounded analog inductor simulator (b) Finfet  $Z_c$ -CFTA based on floating analog inductor simulator.

Figure 3 (b) is a floating-simulated inductor simulator based on  $Z_c$ -CFTA. And select  $g_m=g_{m1}=g_{m2}$ . From

Figure 3 (b), we can get:

$$I_1 == -I_{x3} == -I_z = \frac{-g_{m3}(I_{x2}-I_{x1})}{sC} = \frac{g_{m3}g_{m2}g_{m1}(V_1-V_2)}{sC} \quad (7)$$

$$I_2 = I_1 == I_{x3} == I_{z3} == \frac{g_{m3}I_{z3}}{sC} \quad (8)$$

It can be obtained from the above equation:

$$Z_1 = \frac{(V_1-V_2)}{I_1} = \frac{sC}{g_{m1}g_{m2}g_{m3}} \quad (9)$$

Therefore, from the above equation (9), the equivalent inductance can be obtained as

$$L_{equ} = \frac{4.V_T^2.C}{I_B} \quad (10)$$

### 3. Application Of A Novel Active Analog Inductor

The suggested floating and grounded inductance simulator is implemented in a fourth-order Butterworth band-pass filter realization to demonstrate its usage. The passive circuit in Fig. 4 has a transfer function that is provided by:

$$T.F_{BPF} = \frac{s(R_2/L_{equ.})}{s^2+s(R_2/L_{equ.})+(1/L_{equ.}C)} \otimes \frac{s(R_2/L_{equ.})}{s^2+s(R_2/L_{equ.})+(1/L_{equ.}C)} \quad (11)$$




Figure 4. Passive circuit fourth order Butterworth band-pass filter

The cutoff frequency and quality factor of the bandpass filter can be calculated by:

$$F_o = \frac{1}{2\pi} \sqrt{\frac{1}{L_{equ}C}} \quad (12)$$

$$Q = \frac{1}{R_1} \sqrt{\frac{L_{equ.}}{C}} \quad (13)$$

Figure 4 shows a classic fourth-order Butterworth band-pass filter, where  $R_1$  and  $R_2$  are the internal resistance of the signal source and the load resistance, respectively. Where the value of  $C_1=C_2=0.1\mu\text{F}$ ,  $R_1=R_2=1\Omega$  and the passive inductance values  $L_1=L_2=0.41\text{ H}$ . the cutoff frequency of the band pass filter to be designed  $F_o=1\text{kHz}$  with  $Q=1.2$ ,




Figure 5. Fourth-order Butterworth band-pass filter based on Zc-CFTA.

By replacing L1 and L2 in the Figure 4 circuit with the floating and grounded analog inductor in Figure 3, a fourth-order Butterworth band-pass filter based on Zc-CFTA can be obtained, as shown in Figure 5. The values of C1 and C2 are equal to 1pf and the bias currents ( $I_B$ ) in the analog inductors L<sub>1</sub> and L<sub>2</sub> are 173nA. Similarly, the cutoff frequency of the fourth-order Butterworth band-pass filter also satisfies Equation 12, so its cutoff frequency can also be adjusted by linear electronic control of the bias current.

#### 4. Results of the simulation

The simulation results were obtained using the Cadence virtuoso and Lt-SPICE simulation programs, which demonstrated the performance of the suggested floating and grounded inductance simulators illustrated in Figure 3 (a and b). With supply voltages  $V_{SS}=V_{DD} = 0.1$  V, the Finfet transistor implementation presented in Figure 2 is used to emulate the active components of ZC-CFTAs. The 7nm process characteristics are used to model Finfet transistors. The active parameters and passive element values given below were used to simulate the proposed grounded and variable-inductance active circuit seen in Figure 3. (a and b):  $I_B = 173$ nA,  $R_1 = R_2 = 1$   $\Omega$ , and  $C_1 = C_2 = 0.1$  uF, which provides  $Leq. = 1$  uH. Fig. 6(a and b) illustrates the magnitude and phase responses for both grounded and floating inductance, both theoretical and simulated. Using the circuit from Fig. 5, a fourth-order band-pass filter has been constructed. The obtained Q values from the simulations equal 1.2. In Figure 7, the ideal and simulation magnitude responses of the fourth-order BPF are displayed.




Figure 6. The ideal and simulated magnitude of a Finfet Zc-CFTA-based (a) grounded (b) floating analog inductor simulator.




Figure 7. The fourth-order BPF filter's ideal and simulation gain outputs are illustrated in Fig. 5.

## 5. Conclusion

This article uses Finfet transistors for the internal design stage instead of CMOS, BJT, or any other type of transistor. Using Z-copy CFTAs as an active element, a grounded analog active inductor simulator and a floating analog active inductor simulator were designed and used for the design of a fourth-order Butterworth band-pass filter in the voltage mode. Compared with relevant literature, the characteristics of this analog inductor simulator are: whether it is a ground or floating analog inductor, it is non-destructive, so it is flexible to use; it uses a ground capacitor, so it is suitable for integration; there are few active components; and the number of input and output terminals is minimal. Thus, the circuit stability is high and the power consumption is low. Through used cadence virtuoso and LT-SPICE as a computer simulation of a fourth-order Butterworth band-pass filter, the analog inductor design is shown. It's correct and effective for analog filters, its shown in figure 7 that the cutoff frequency is equal to 1KHz, so it can be used in various analog signal processing circuits. In future can used other parameter like 3nm and 1nm to change the electronic revolution from microelectronics to nanoelectronics that is used in new technology.

## Conflict of Interest Statement

The authors declare that there is no conflict of interest.

## References

- [1] R. Chaujar, R. Kaur, M. Saxena, M. Gupta and R.S. Gupta, "TCAD assessment of gate electrode work function engineered recessed channel (GEWE-RC) MOSFET and its multilayered gate architecture—part I: hot-carrier-reliability evaluation," *IEEE Trans Electron Devices*, vol. 55, pp. 2602–2612, 2008. doi:10.1109/TED.2008.2003085
- [2] X. Chen and C. M. Tan, "Modeling and analysis of gate-all-around silicon nanowire FET," *Microelectron Reliab*, vol. 54, pp. 1103–1108, 2014. doi: 10.1016/j.microrel.2013.12.009
- [3] S. Deb, N. B. Singh, N. Islam and S.K. Sarkar, "Work function engineering with linearly graded binary metal alloy gate electrode for short channel SOI MOSFET," *IEEE Trans Nanotechnol*, vol. 11, pp. 472–478, 2012. doi:10.1109/TNANO.2011.2177669
- [4] H. Iwai, K. Natori, K. Shiraiishi, J. Iwata, A. Oshiyama, K. Yamada, K. Ohmori, K. Kakushima and P. Ahmet, "Si nanowire FET and its modeling," *Sci China Inf Sci Springer*, vol. 54, pp. 1004–1011, 2011. doi:10.1007/s11432-011-4220-0.
- [5] S. Venkatesan, G.W. Neudeck and R.F. Pierret, "Dual-gate operation and volume inversion in n-channel SOIMOSFET's," *IEEE Electron Device Letter*, vol. 13, pp. 44–46, 1992. doi:10.1109/55.144946
- [6] B. Yu, C.H.J. Wann, E.D. Nowak, K Noda and C. Hu, "Short-channel effect improved by lateral channel engineering in deep-submicron meter MOSFET's," *IEEE Trans Electron Devices*, vol. 44, pp. 627– 634, 1997. doi:10.1109/16.563368
- [7] A. A. Mohammed, K. M. Zaidoon and H. Demirel, "Study Of Finfet Transistor: Critical And Literature Review In Finfet Transistor In The Active Filter," *3C TIC*, vol. 12, pp. 65-81, 2023. <https://doi.org/10.17993/3ctic.2023.121.65-81>
- [8] A. Ahmed and H. Demirel, "FPAA Based on Floating Current Source Analog system design," *Design Engineering*, vol. 8, pp.10953-10969, 2021. <http://thedesigengineering.com/index.php/DE/article/view/6155>
- [9] J. W. Horng, C. L. Hou, C.M. Chang, W.Y. Chung, H. I. Tang and Y. I. Wen, "Quadrature oscillator using CCII's," *International Journal of Electronics*, vol. 92, pp. 21-31, 2005. <https://doi.org/10.1080/00207210412331332899>
- [10] H. Demirel and A. Ahmed, "A Low-Power 30MHz,6th Order Bandpass Differential Gm-C Filter on Chip Utilizing Floating Current Source", *Kastamonu University Journal of Engineering and Sciences*, vol. 9, no. 2, pp. 96–103, 2023, doi: 10.55385/kastamonujes.1395608.
- [11] H. Demirel and A. Ahmed, "Design Third Order Sinusoidal Oscillator Employing Current Differencing Cascaded Trans conductance Amplifiers," *Gazi University Journal of Science Part C: Design and Technology*, vol. 11, no. 3, pp. 735-743, 2023. <https://doi.org/10.29109/gujsc.1290137>
- [12] A. A. Mohammed, "Design of Voltage Mode 6th Order Elliptic Band-pass Filter Using Z-Copy Current Follower Transconductance Amplifier) ZC-CFTA," *Kirkuk University Journal-Scientific Studies*, vol. 12, no. 2, pp. 271-285, 2017.

This is an open access article under the CC-BY license

