

POLİTEKNİK DERGİSİ

JOURNAL of POLYTECHNIC

ISSN: 1302-0900 (PRINT), ISSN: 2147-9429 (ONLINE) URL:<http://dergipark.org.tr/politeknik>

DC/DC boost converter topologies and experimental comparison in electric vehicle to grid applications

Elektrikli araçtan şebekeye uygulamalarındaki DA/DA yükseltici dönüştürücü topolojileri ve deneysel karşılaştırması

Yazar(lar) (Author(s)): Hakan AKÇA¹ , Ahmet AKTAŞ²

ORCID¹ : 0000-0001-9138-0755

ORCID² : 0000-0003-1027-1579

To cite to this article: Akça H. ve Aktaş, A., "DC/DC Boost Converter Topologies and Experimental Comparison in Electric Vehicle to Grid Applications", *Journal of Polytechnic*, 27(5): 1991-1998, (2024).

Bu makaleye şu şekilde atıfta bulunabilirsiniz: Akça H. ve Aktaş, A., "DC/DC Boost Converter Topologies and Experimental Comparison in Electric Vehicle to Grid Applications",*Politeknik Dergisi*, 27(5): 1991- 1998, (2024).

Erişim linki (To link to this article): <http://dergipark.org.tr/politeknik/archive>

DOI: 10.2339/politeknik.1405319

DC/DC Boost Converter Topologies and Experimental Comparison in Electric Vehicle to Grid Applications

Highlights

- ❖ *dc/dc boost converter circuits in wireless charging systems have been analyzed.*
- ❖ *High efficiency is achieved with the interleaved boost converter circuit.*
- ❖ *Low output current ripple has been demonstrated in experimental studies.*

Graphical Abstract

Synchronous boost converter (SBC) and interleaved synchronous boost converter (ISBC) topologies were examined in this study. Performance comparison was made by analyzing each circuit topology with the experimental results.

Figure: Photograph of the experimental setup

Aim

To identify high efficiency and low volume dc/dc boost topology to extend the range of the electric vehicles (EV).

Design & Methodology

Synchronous boost converter and interleaved synchronous boost converter circuits were designed. The battery group was discharged with a closed-loop control algorithm. Experimental efficiency results of the SBC and ISBC circuits under different duty cycles are given.

Originality

Comparison experiments of different dc/dc boost converter circuits have been conducted. The selection of highefficiency circuit topology for EVs is presented with evidence.

Findings

The performance analysis of the SBC and ISBC circuits showed that the ISBC circuit operates with low current ripple and high efficiency.

Conclusion

This study shares the performance analysis of the dc/dc boost converter topologies used in electric vehicles at different duty cycles. Battery charge/discharge circuits in the EVs must be low volume and high efficiency. This study gives experimental results of the synchronous boost and interleaved synchronous boost converter topologies in the literature. Experimental test results prove that the ISBC circuit is the most efficient topology. It has been observed that the ISBC circuit topology operates at 1249 W output power, 0.91 A output current ripple, and 99.09% efficiency. These results show that using ISBC circuit topology in high-power charge/discharge applications for EVs is advantageous.

Declaration of Ethical Standards

This article's author(s) declare that the materials and methods used in this study do not require ethical committee permission and/or legal-special permission.

DC/DC Boost Converter Topologies and Experimental Comparison in Electric Vehicle to Grid Applications

Araştırma Makalesi / Research Article

Hakan AKÇA1* , Ahmet AKTAŞ²

¹Dpartment of Electrical and Electronics Engineering, Faculty of Engineering, Ege University, 35040, Izmir, Türkiye ²Department of Energy Systems Engineering, Faculty of Technology, Gazi University, 06560, Ankara, Türkiye (Geliş/Received : 15.12.2023 ; Kabul/Accepted : 04.01.2024 ; Erken Görünüm/Early View : 05.02.2024)

ABSTRACT

In applications that transfer energy from the electric vehicle (EV) to the grid, the direct current (dc)/dc boost converter circuits on the vehicle must be light, low volume, and high efficiency. To achieve this advantage, the inductor sizes used in non-isolated dc/dc converter circuits must be reduced. Synchronous and interleaved synchronous topology structures are used in dc/dc boost converter circuits. This study conducted experimental performance analyses of these two dc/dc boost circuits in a system with a battery group and a wireless EV charging structure. The study presents that in the interleaved synchronous dc/dc boost topology at the same power values, inductor currents and output voltage/current ripple decrease, and efficiency increases. The performance characteristics of the two circuit topologies under different operating conditions have been experimentally proven. It has been shown that using interleaved synchronous dc/dc boost converter topology is advantageous in EVs' high charge/discharge applications.

Keywords: Synchronous boost converter, interleaved synchronous boost converter, electric vehicles, wireless power transfer.

Elektrikli Araçtan Şebekeye Uygulamalarındaki DA/DA Yükseltici Dönüştürücü Topolojileri ve Deneysel Karşılaştırması

ÖZ

Elektrikli araçtan (EA) şebekeye enerji aktaran uygulamalarda araç üzerinde yer alan doğru akım (da)/da yükseltici dönüştürücü devrelerinin hafif, düşük hacimli ve yüksek verime sahip olması gerekmektedir. Bu avantajı saplamak için izolesiz da/da dönüştürücü devrelerinde kullanılan bobin boyutlarının düşürülmesi gerekmektedir. da/da yükseltici dönüştürücü devrelerinde senkron ve serpiştirilmiş senkron topoloji yapıları kullanılmaktadır. Bu çalışmada, deneysel olarak bu iki da/da yükseltici devresinin, batarya gurubu ve kablosuz EA şarj yapısı bulunan bir sistemdeki performans analizleri gerçekleştirilmiştir. Çalışmada aynı güç değerlerinde serpiştirilmiş senkron da/da yükseltici topolojisinde bobin akımlarının ve çıkış gerilim/akım dalgalanmalarının azaldığı, verimin artış gösterdiği sunulmuştur. Farklı çalışma şartlarında iki devre topolojisinin performans karakteristikleri deneysel olarak kanıtlanmıştır. EA araçlarda yüksek şarj/deşarj uygulamalarında serpiştirilmiş senkron da/da yükseltici dönüştürücü topolojisinin kullanılmasının avantajlı olduğu gösterilmiştir.

Anahtar Kelimeler: Senkron yükseltici dönüştürücü, katlı senkron yükseltici dönüştürücü, elektrikli araçlar, kablosuz güç transferi

1. INTRODUCTION

Vehicle-to-Grid (V2G) [1] and Wireless Power Transfer (WPT) [2] technologies represent a tremendous milestone with the increasing popularity of electric vehicles (EVs) and the rapid development of smart grid technologies. V2G is an application aimed at integrating electric vehicles into the grid to optimize energy resources. EV's can be used as distrubuted energy sources in to the grid. As a result, vehicles not only transfer energy stored [3] in the battery back to the grid but also contribute to the sustainability of the grid [4]. This

contributes to meeting personal needs while ensuring energy continuity in the grid.

WPT is a charging technology [5] used to connect electric vehicles to the grid. This system, providing wireless energy transfer, supports the seamless integration of EVs into the grid [3] by making the charging or discharging process more user-friendly and flexible. Wireless charging can achieve charging [6] using a charging coil placed under the electric vehicle. In this way, drivers can automatically charge when they park their vehicles or move within a certain area. This flexibility eliminates the need for users to be at a specific

^{} Corresponding Author*

e-mai : hakan.akca@ege.edu.tr

location or stop to charge their vehicles, making daily use of electric vehicles more practical. V2G and WPT technologies [7] enable electric vehicles to become active players in energy systems beyond being just a means of transportation, contributing to the establishment of a sustainable energy system.

During the transfer of battery energy to the load, there is a need for power converter to raise or lower the direct current (dc) obtained from a battery to a higher or lower voltage. These converters ensure controlled discharge of the battery by regulating the current and voltage obtained from the battery, thus protecting the battery. Among these converters [8], synchronous boost converters (SBC) [9] are a specific type of dc/dc converter topology [10] used in implementations where the battery terminal voltage is lower than the load voltage. One of these circuits, the SBC [11], provides higher efficiency by using MOSFET or IGBT instead of diodes found in traditional boost converters. This reduces power losses due to the forward voltage of the diode. As a result, there is less power loss during energy transfer.

In high-power applications, interleaved synchronous boost converters (ISBC) [12] are an good decision with some benefits over SBC [13]. In ISBC [14], the input current is divided by the number of phases[15]. This reduces current stress on semiconductor switch, inductors and capacitors. Low current ripple can contribute to increased efficiency and reduced electromagnetic interference. Additionally, the decrease in current ripple and distribution of power among phases contribute to reducing conduction and switching losses. Another advantage is that ISBC allows for an increase in power processing capacity. Each phase operates at a power value obtained by dividing the total power by the number of phases. In ISBC designs, each phase handles a portion of the total power, reducing thermal stress [16] on individual components. Distributing power among multiple phases allows for better heat dissipation. ISBC, compared to SBC , allows for the use of smaller input and output capacitors [17] while managing the same power. This can be advantageous in applications where lifetime constraints are critical factors. Thanks to the many advantages of ISBC, the overall efficiency of the interleaved synchronous boost converter higher than that of a SBC [18].

This article covers the following topics. Section II explains the synchronous boost converter, interleaved synchronous boost converter circuit topologies, and output current ripple analy. Section III analyzes experimental study results and mentions the experimental test setup. In this section, SBC and ISBC output current ripple analysis and efficiency comparisons are made. Section IV contains the conclusion.

Figure 1. Single-line topology of the EV wireless power transfer system

2. dc/dc BOOST CONVERTER TOPOLOGIES

In power electronics, asynchronous boost converter (ABC), synchronous boost converter (SBC), and interleaved synchronous boost converter (ISBC) topologies are used to increase the input/output voltage gain [9]. ABC and SBC voltage and current characteristics are the same [19]. This study examines and explains SBC and ISBC topologies under the following headings.

2.1. Synchronous Boost Converter (SBC)

SBC circuit topology includes a phase leg consisting of two semiconductor switches. This converter topology takes its name from the principle of switching the switches synchronously with a phase shift of 180°. Schematic and operating modes of the SBC are given in Fig. 2.

The output voltage *vout* gain of the SBC circuit is related to the duty cycle *D* ratio and can be expressed as follows.

$$
v_{out} = \frac{v_{bat}}{(1 - D)}
$$
 (1)

The inductance current ripple of the SBC circuit is expressed by Eq. (2).

$$
\Delta i_{L_SBC} = \frac{v_{bat} D}{f_s L_{boost}} \tag{2}
$$

where, v_{bat} is the battery group voltage, f_s is the switching frequency, *Lboost* is the inductance value. The *Lboost* value in the SBC circuit can be written as follows.

$$
L_{boost} = \frac{v_{bat} D}{f_s \Delta i_{L_SBC}}
$$
 (3)

The output voltage ripple at the SBC circuit output is related to the output current and is expressed in Eq. (4).

$$
\Delta v_{out_SBC} = \frac{i_{out} D}{f_s C_{out}} \tag{4}
$$

where, i_{out} is the circuit's output current, C_{out} is the output capacitance of the SBC circuit. The output capacitance *Cout* value is given as follows.

$$
C_{out} = \frac{v_{out} D}{\Delta v_{out \; SBC} R_{out} f_s}
$$
 (5)

 $\frac{\Delta V_{out}}{\Delta B}$ is the output resistance of the SBC circuit. In this study, Δi_L s_{BC} is designed to be a maximum of 20%, Δv_L s_{BC} is designed to be a maximum of 0.15%.

In the SBC topology, switching elements and diodes operate under high current stresses at high powers. In high-power applications, since the losses of the circuit elements are high, a high-volume design emerges, and dc-to-dc efficiency decreases. Therefore, increasing the number of coils and switching elements in the circuit will improve the system's performance.

Figure 2. Schematic and operation modes of the asynchronous boost converter: (a) S_1 is on, and S_2 is off, (b) the first case where inductors are discharged with diode, (c) *S*² is on, and *S*¹ is off, (d) the second case where inductors are discharged with diode

2.2. Interleaved Synchronous Boost Converter (ISBC)

ISBC circuit topologies consist of two or more layers. In this circuit topology, the input current is shared in proportion to the number of inductors in the circuit $i_{bat} = i_{L1} + i_{L2}$. Thus, while the inductor volume in the circuit decreases, the circuit elements operate in a low current stress. This study uses a two-layer ISBC circuit topology, and the circuit schematic and operating modes are given in Fig. 3. The phase shift of 180° gate signals is applied to the $S_1 - S_4$, $S_2 - S_3$ switches in the ISBC circuit.

When examining the gate signals and inductance currents in Fig. 4, it is observed that during the $0-t_1$ interval, S_2 is in the off case, causing a decrease in i_{L1} , while S_4 is in the on case, resulting in a linear increase in *iL*² (Fig. 3 (a)). In the *t*1-*t*² interval, both *S*² and *S*⁴ switches are off, and as the diodes of S_1 and S_3 switches allow i_{L1} to continue decreasing, the *iL*² current transitions from an increase to a decrease (Fig. 3 (b)). During the t_2 - t_3 interval (Fig. 3 (c)), as S_1 transitions to the conducting case, i_{L1} starts to linearly increase, and since *S*⁴ remains in the off case, *iL*² continues to decrease (Fig. 3 (c)). In the *t*3-*T* interval, with both *S*² and S⁴ switches off, and the diodes of *S*¹ and *S*³ switches allowing *iL*² to continue decreasing, *iL*¹ transitions from an increase to a decrease (Fig. 3 (c)).

The inductor current ripple $\Delta i_{L _ISBC}$ value of the ISBC circuit can be written as follows.

$$
\Delta i_{L_ISBC} = \frac{v_{bat} (1-q_s) q_s \tau}{f_s L_{boost} (1-D)}
$$
(6)

Figure 3. Schematic and operation modes of the interleaved synchronous boost converter: (a) *S*¹ and *S*⁴ are on, *S*² and *S*³ are off, (b) the first case where inductors are discharged with diodes, (c) *S*¹ and *S*⁴ are off, and *S*² and *S*³ are on, (b) the second case where inductances are discharged with diodes

where, q_s is the input current occupancy-void ratio, τ is the fluctuation period of the input current. The output voltage ripple $\Delta v_{L\text{ISBC}}$ value of the ISBC circuit is expressed in Eq. (7).

$$
\Delta v_{out_ISBC} = \frac{v_{out} q_s (1 - q_s)}{N^2 f_s R_{out} C_{out} (1 - D)}
$$
(7)

where, *N* is the number of layers of the ISBC circuit. For the ISBC circuit, τ and q_s variables are obtained using Eq. (8) and Eq. (9).

$$
q_s = \frac{\tau_{on}}{\tau} \tag{8}
$$

$$
\tau = \frac{1}{N} \tag{9}
$$

where, T_s is the switching period, and τ_{on} is the input current occupancy rate.

Fig. 4 shows the switching signals, the normalized waveforms of the inductor output current, and current ripple changes of the SBC and ISBC circuits for *D*=0.4. The normalized current graphs show that the output current ripple value of the ISBC circuit is less than the SBC circuit.

waveforms of the ISBC

Figure 4. (cont.) Switching signals and normalized current waveforms of the ISBC

Table 1. Comparison of the advantages and disadvantages of the SBC and ISBC topologies

Descriptions	SBC	ISBC
Number of the switch	2	
Number of the		$\mathcal{D}_{\mathcal{A}}$
inductance		
Current stress	High	Low
dc-to-dc efficiency	Low	High
Size of the design	High	Low
Power range	Low	High
Input current ripple	High	Low
Output voltage ripple	High	Low
Switching losses	High	Low

The ISBC circuit has advantages over the SBC circuit in terms of high dc-to-dc efficiency, high power range, low input voltage/current ripple, and low switching losses. Table 1 includes compares the SBC and ISBC topologies. The ISBC circuit is suitable for EVs regarding high efficiency and thermal performance.

2.3. Output Current Ripple Analysis

The interleaved dc/dc boost circuit coefficients are proportional to the operating period, $2\pi/N$. The normalized current waveforms show that the input current ripple decreases depending on the circuit layer. Fig. 5 shows the normalized input current ripple graph depending on the *D* ratio of the SBC and ISBC circuit topology. Theoretically, at a rate of D 0.5, the current ripple value is 0. In the ISBC circuit topology, the input current is shared in proportion to the number of layers. Since the energy stored in the inductors is shared equally, the inductor volumes used in the circuit are reduced.

Figure 5. Normalized input current ripple graphs of the synchronous boost and the two-layer ISBC

Fig. 6 shows the graph of the normalized output capacitor current of the SBC and ISBC circuit topologies. In the two-layer circuit, the peak output current value of the capacitor is half. If the output capacitor current value decreases, the capacitor power loss decreases. Meanwhile, the voltage stress on the output capacitor is reduced. Reducing the stresses on the elements in the ISBC circuit increases the circuit's performance and reliability.

Figure 6. Normalized output capacitor current ripple graphs of the synchronous boost and the two-layer ISBC

2.4. Inductor Design

In this study, the authors produced the inductor used in the dc/dc boost converter circuits and its photograph is given in Fig. 7. From the equations in the circuit topologies, the required value for the inductor was calculated as 500μ H. The core number $0078617A7$ of the Magnetics brand was chosen for the inductor prototype. The manufacturer gives this core crosssectional area an A_L value of 189 \pm 8% nH/T². The A_L value of the core material varies depending on the current passing through the conductor. According to the technical report provided by the manufacturer, there is a decreasing curve of the *A^L* value. The maximum discharge current value of the battery group in this study is 25 A. When 25 A passes through the inductor, the *A^L* value becomes 125 nH/T^2 according to the dc bias performance curve. In Eq. (10), the inductance value formula depends on the core cross-sectional area.

$$
L = A_L T^2 I0^{-9}
$$
 (10)

According to Eq. (10), for the design value L_{boost} 500 μ H, the number of windings must be 52 turns.

Figure 7. Photograph of the prototyped inductor

Descriptions	Parameters	Value
Battery voltage range	V bat	$160 - 195$ V
Maximum battery current	Ubat max	25 A
Nominal power	P_{nom}	3.5 kW
Maximum battery current	i_{bat_max}	25 A
Nominal power	P_{nom}	3.5 kW
	C_{in}	560 uF
Input capacitance		470 nF
Input capacitance	R_C in	54 m Ω (560 µF)
resistance		4.49 m Ω (470 nF)
	C_{out}	560 µF \times 2 4
Output capacitance		470 nF $ 4$
Output capacitance	R_C out	54 m Ω (560 µF)
resistance		4.49 m Ω (470 nF)
Inductance current ripple	$\varDelta i_{out}$	20 %
Capacitance voltage ripple	Δv_{out}	0.15%
Inductance	L_{boost}	$500 \mu H$
Inductance resistance	R_{L_boost}	$40 \text{ m}\Omega$
Core cross-sectional area	Aı.	$189\pm8\%$ nH/T ²
Number of turns	T	52

Table 2. Parameters of the dc/dc boost converter circuits

In the SBC circuit, high currents pass through the inductor at high power. In this case, the core crosssectional area *A^L* value takes lower values. As a result, the number of conductor windings in the inductor increases, and the losses in the inductor increase. In the ISBC circuit topology, the number of inductor windings decreases since the current value passing through the inductor is lower. Thus, a lower volume inductor is used, achieving high efficiency. The parameters of the circuits and the prototyped inductor are given in Table 2.

3. EXPERIMENTAL STUDY AND RESULTS

In the study, a prototype was produced to test the SBC and ISBC circuits. Fig. 8 shows the experimental setup of the dc/dc boost converter circuits, measurement/control card, and EV battery group. The authors manufactured the inductors of the SBC and ISBC circuits, as mentioned in the inductor design section. Wurth brand 470 nF film capacitors and 560 μ F aluminum electrolytic capacitors were preferred as the circuit input and output filter capacitors. In this study, the use of a 560 μ F electrolytic capacitor with 470 nF film capacitors aims to achieve performance across a wide frequency range. Electrolytic capacitors are generally more effective at lower frequencies with their larger capacitance, while film capacitors can exhibit better performance at higher frequencies. This combination seeks to optimize performance at both low and high frequencies, thereby enhancing the overall circuit performance.

A 200 V 24 Ah rated lithium iron phosphate (LifePO4) EV battery was connected to the dc/dc boost circuit input. There is a 650 V, 49 A, C3M0045065K SIC MOSFET of the Wolfspeed brand in the dc/dc boost converter power stage. Infineon Technologies 1ED020I12B2XUMA1 integrated circuit was used as the gate driver. Semiconductor switches were controlled by a phaseshifting method with STMicroelectronics' STM32H750 microcontroller. SIC MOSFETs are switched by the control card with a switching frequency of 50 kHz. The dead time between the semiconductor switches on the phase leg in the dc/dc boost circuits is 200 ns. The SIC MOSFET datasheet indicates a turn-on delay time of 9 ns, rise time of 12 ns, turn-off delay time of 18ns, and fall time of 6 ns. Since the sum of these time values is less than 200 ns, the chosen dead time value is considered reliable for the switching process. In experimental studies, circuit voltages and currents were recorded with a Tektronix brand MDO34 (350HHz) model oscilloscope.

Converters Battery Voltage ProbeConverters Grid Oscilloscope $3&4$ Pintek DP25 $1 & 2$ port $MDO34$ port

Figure 8. Photograph of the experimental setup, dc/dc boost converters, and the measurement/control board

In experimental studies, semiconductor switches' duty cycle *D* ratios were changed from 0.1 to 0.9 to show the effect of normalized input current ripple change of the dc/dc boost circuits. The output voltage of SBC and ISBC circuits is set to a constant 200 V. Measurements in the circuits were recorded at different duty cycle *D* rates. Fig. 9 (a) shows the voltage and current waveforms of the SBC circuit when the duty cycle *D* is 0.3. In this case, the input voltage of the SBC circuit is 142.7 V, and the current is 8.749 A. The inductor current ripple value is Δi_L _{SBC} 1920 mA.

The output current of the SBC circuit is 5.821 A, the output ripple voltage Δv_{out_SBC} is 60 mV, and the current Δi_{out_SBC} is 0.80 mA. Fig. 9 (b) shows the experimental results of the duty cycle *D* ratio of 0.5. In this case, the circuit's inductor voltage and current ripple are Δv_{out_SBC} 110 mV and Δi_{out_SBC} 1.1 mA, respectively. Gate signals of SIC MOSFETs were given on oscilloscope screens.

Figure 9. The input/output parameters' waveforms of the dc/dc synchronous boost converter circuit, (a) *D* is 0.3, (b) *D* is 0.5, (Ch1:*vbat*, Ch2: *ibat*, Ch3: *vout*, Ch4: *iL_SBC*)

Experimental results of the ISBC circuit at different duty cycle rates under the same operating conditions have been conducted. The oscilloscope results are given in Fig. 10. In the operating state of duty cycle D 0.3, shown in Fig. 10 (a), the voltage and current waveforms of the ISBC are 141.4 V and 2.1 A, respectively. In this case, the inductor current value on the first layer of the circuit is 4.583 A, and the inductor current is ripple Δ iL_ISBC 1.9 mA. The duty cycle D ratio of the ISBC circuit shown in Fig. 10 (b) is 0.5. In this case, the input voltage and current are 102 V and 2.93 A, respectively. The inductor current at the first layer of the ISBC circuit is 6.217 A, and the inductor ripple current is ΔiL _ISBC 2.21 mA.

Figure 10. The input/output parameters' waveforms of the dc/dc interleaved synchronous boost converter circuit, (a) *D* is 0.3, (b) *D* is 0.5, (Ch1: *iL_2*, Ch2: *ibat*, Ch3: *vout*, Ch4: *iL_1*, Math: *iL_ISBC*)

Figure 10.(cont.) The input/output parameters' waveforms of the dc/dc interleaved synchronous boost converter circuit, (a) *D* is 0.3, (b) *D* is 0.5, (Ch1: *iL_2*, Ch2: *ibat*, Ch3: *vout*, Ch4: *iL_1*, Math: *iL_ISBC*)

Fig. 11 shows the experimental measurement and analytical normalized input current ripple graph of the ISBC circuit depending on duty cycle change. Since the duty cycle *D* ratio cannot be 0 and 1 in the experimental studies, experiments were carried out with the duty cycle *D* ratio being a minimum of 0.1 and a maximum of 0.9. As the duty cycle *D* ratio approaches 0.5, the normalized input current ripple $\Delta i_L/\Delta i_{bat}$ value becomes 0.13 in the ISBC circuit.

Fig. 12 shows the experimental measurement and analytical normalized output capacitor current graph of the SBC and ISBC circuit depending on duty cycle change. In the experimental results, at the duty cycle ratio of 0.5, the normalized output capacitor current is 0.5 and 0.12 for the SBC and ISBC circuits, respectively.

Figure 11. Experimental measurement and analytical normalized input current ripple graph of the ISBC circuit depending on duty cycle change

Figure 12. Experimental measurement and analytical normalized output capacitor current graph of the SBC and ISBC circuit depending on duty cycle change

When the results are analyzed, it is observed that the inductor current value in the ISBC circuit is shared equally with that of the SBC circuit. It is seen that the ISBC circuit works more efficiently than the SBC circuit under the same conditions.

The ripple current on the capacitor induces power losses across its equivalent series resistance, leading to heatrelated issues and a potential reduction in the capacitor's lifecycle. Therefore, reducing ripple current helps mitigate the negative impact of temperature on the capacitor's lifecycle. The SIC MOSFET has drain-source on-state resistance, and the diode has the forward voltage. An increased current ripple value will lead to a rise in the maximum current value, consequently causing power losses on semiconductor components due to the drainsource on-state resistance and the forward voltage.

It has been observed that the current value on the inductor decreases thanks to the interleaved structure of the ISBC circuit. In addition, under the same operating conditions, inductor ripple current, output voltage, and current ripple values decreased compared to the SBC circuit. This ensures that the passive circuit elements are reduced in volume and mass. In addition, since the current passing through the inductor decreases, it reduces circuit losses. It shows that ISBC circuit topology should be preferred in high-power EV charging applications.

4. CONCLUSION

This study shares the performance results of the dc/dc boost converter topologies used in electric vehicles at different duty cycles. Battery charge/discharge circuits in the EVs must be low volume and high efficiency. This study gives experimental results of the synchronous boost and interleaved synchronous boost converter topologies in the literature. Experimental test results prove that the ISBC circuit is the most efficient topology. It has been observed that the ISBC circuit topology operates at 1249 W output power, 0.91 A output current ripple, and 99.09% efficiency. These results show that

using ISBC circuit topology in high-power charge/discharge applications for EVs is advantageous.

ACKNOWLEDGEMENT

This work was funded by The Scientific and Technological Research Council of Türkiye (TUBITAK) under research grant 120E365.

DECLARATION OF ETHICAL STANDARDS

This article's author(s) declare that the materials and methods used in this study do not require ethical committee permission and/or legal-special permission.

AUTHORS' CONTRIBUTIONS

Hakan Akca: Contributed to the experimental studies, paper layout, creation of sections, and paper writing process.

Ahmet Aktas: Contributed to the experimental studies, paper layout, creation of sections, and paper writing process.

CONFLICT OF INTEREST

There is no conflict of interest in this study.

REFERENCES

- [1] Sortomme E. and El-Sharkawi M. A., "Optimal Charging Strategies for Unidirectional Vehicle-to-Grid," *IEEE Transactions on Smart Grid,* 2(1):131-138, (2011).
- [2] Aktas A., Onar O. C., Asa E., Mohammad M., Ozpineci B., and Tolbert L. M., "Sensitivity Analysis of a Polyphase Wireless Power Transfer System under Off ominal onditions," *IEEE Transactions on Transportation Electrification***,** 1-17, (2023).
- [3] Dahmane Y., "Optimized Energy Management for Electric Vehicles and Infrastructures," PhD, Hal Open Science, (2023).
- [4] Sortomme E. and El-Sharkawi M. A., "Optimal Scheduling of Vehicle-to-Grid Energy and Ancillary Services," *IEEE Trans Smart Grid***,** 3(1):351–359, (2012).
- [5] Fu M., Yin H., Liu M., and Ma C., "Loading and Power Control for a High-Efficiency Class E PA-Driven Megahertz WPT System," *IEEE Transactions on Industrial Electronics***,** 63(11):6867–6876, (2016).
- [6] Agcal A., Ozcira S., and Bekiroglu N., *"Wireless Power Transfer by Using Magnetically Coupled Resonators, Wireless Power Transfer - Fundamentals and Technologies,* InTech, 49–66, (2016).
- [7] Li S. and Mi C., "Wireless Power Transfer for Electric Vehicle Applications," *Emerging and Selected Topics in Power Electronics, IEEE Journal of***,** 3(1):4-17, (2014).
- [8] Hidalgo-León R., Urquizo J., Litardo J., Jácome-Ruiz P., Singh P., and Wu J., "Li-ion battery discharge emulator based on three-phase interleaved DC-DC boost converter," *IEEE 39th Central America and Panama Convention,* Concapan, 1–6, (2019).
- [9] Figueiredo J. P. M., Tofoli F. L., and Silva B. L. A., "A review of single-phase PFC topologies based on the boost converter," *9th IEEE/IAS International Conference on Industry Applications,* Induscon, (2010).
- [10] Hegazy O., Van Mierlo J., and Lataire P., "Analysis, control and comparison of DC/DC boost converter topologies for fuel cell hybrid electric vehicle applications," *Proceedings of the 2011-14th European Conference on Power Electronics and Applications (EPE 2011)*, Birmingham, 1–10, (2011).
- [11] Yu L. R., Hsieh Y. C., Liu W. C., and Moo C. S., "Balanced discharging for serial battery power modules with boost converters," *International Conference on System Science and Engineering (ICSSE)***,** Budapest, 449–453, (2013).
- [12] Wang H., Dusmez S., and Khaligh A., "Design and Analysis of a Full-Bridge LLC-Based PEV Charger ptimized for Wide Battery Voltage Range," *IEEE Trans Veh Technol***,** 63(4):1603–1613, (2014).
- [13] Gurbina M., Pop-Calimanu I. M., Lascu D., Lica S., and Ciresan A., "Exact Stability Analysis of a Two-Phase Boost Converter," 41st International Conference on *Telecommunications and Signal Processing (TSP)***,** Athens, 1–4, (2018).
- [14] Rana N., Banerjee S., Giri S. K., Trivedi A., and Williamson S. S., "Modeling, Analysis and Implementation of an Improved Interleaved Buck-Boost onverter," *IEEE Transactions on Circuits and Systems II: Express Briefs***,** 68(7):2588–2592, (2021).
- [15] Nahar S. and Uddin M. B., "Analysis the performance of interleaved boost converter**,"** *4th International Conference on Electrical Engineering and Information & Communication Technology (iCEEiCT)***,** Dhaka, 547– 551, (2018).
- [16] Andresen M., Buticchi G., and Liserre M., "Thermal Stress Analysis and MPPT Optimization of Photovoltaic Systems," *IEEE Transactions on Industrial Electronics***,** 63(8):4889–4898, (2016).
- [17] Parler S. G., "Thermal modeling of aluminum electrolytic capacitors," **in** *Conference Record of the 1999 IEEE Industry Applications Conference. Thirty-Forth IAS Annual Meeting***,** Phoenix, 4:2418–2429, (1999).
- [18] Ivanovic Z., Blanusa B., and Knezic M., "Power loss model for efficiency improvement of boost converter," *XXIII International Symposium on Information, Communication and Automation Technologies***,** Sarajevo, 1–6, (2011).
- [19] Kim J. H., Jung Y. C., Lee S. W., Lee T. W., and Won C. Y., "Power Loss Analysis of Interleaved Soft Switching Boost Converter for Single-Phase PV-PCS," Journal of *Power Electronics***,** 10(4):335–341, (2010).