

## Al/CdZnO/p-Si (MIS) Yapısının Voltaja Bağlı Arayüzey Durumlarının ve Bu Durumların Gevşeme Sürelerinin Admitans Metodu İle İncelenmesi

Esra ERBİLEN TANRIKULU<sup>1\*</sup>

**ÖZET:** Al/CdZnO/p-Si (MIS) yapısının voltaja bağlı arayüzey durumları / tuzakları ( $N_{ss}$ ) ve bu durumların gevşeme süreleri ( $\tau$ ) 5 kHz-1 MHz frekans aralığındaki C-V-f ve  $G/\omega$ -V-f ölçümleri kullanılarak admitans yöntemi ile incelenmiştir. Hem C hem de  $G/\omega$  değerleri voltaj ve frekansın güçlü bir fonksiyonu olarak bulundu ve bu değerler hemen hemen her voltaj için azalan frekansla artar. Düşük frekanslarda elde edilen daha yüksek C ve G değerleri, CdZnO/p-Si arayüzeyi arasında yer alan  $N_{ss}$  varlığından kaynaklanmaktadır. Düşük frekanslarda, tuzaklardaki yüklerin gevşeme süresi uygulanan ac sinyalin periyodundan ( $\tau \geq T$ ) daha büyüktür, bu nedenle ölçülen C ve  $G/\omega$  değerlerine katkıda bulunabilirler. Ayrıca,  $N_{ss}$  varlığı yapının hesaplanan paralel iletkenlik ( $G_p/\omega$ )-Ln $f$  eğrilerinde bir pike neden olur. Böylece, hem  $N_{ss}$  hem de  $\tau$  değerleri, sırasıyla pik değerinden ve pikin konumundan hesaplandı.  $N_{ss}$  ve  $\tau$  değerleri, sırasıyla 1.7 V'da  $1.65 \times 10^{13} \text{ eV}^{-1} \text{ cm}^{-2}$ , 31.4  $\mu\text{s}$  ve 3 V'da  $1.39 \times 10^{13} \text{ eV}^{-1} \text{ cm}^{-2}$ , 9.18  $\mu\text{s}$  arasında değişmiştir. Bu değerler oda sıcaklığında bu yapılar için çok uygundur.

**Anahtar Kelimeler:** Admitans metodu, Arayüzey durumları, Gevşeme süresi, Al/CdZnO/p-Si (MIS) tip yapılar

## Investigation of the Voltage Dependent Surface States and Their Relaxation Time of the Al/CdZnO/p-Si (MIS) Structure Via Admittance Method

**ABSTRACT:** The voltage dependent surface states/traps ( $N_{ss}$ ) and their relaxation time ( $\tau$ ) of the Al/CdZnO/p-Si (MIS) structure were investigated with admittance method using C-V-f and  $G/\omega$ -V-f measurements in the frequency range of 5 kHz-1 MHz. Both the values of C and  $G/\omega$  were found as strong function of voltage and frequency and they increase with decreasing frequency almost for each voltage. The obtained higher values of C and G at the low frequencies are due to the presence of  $N_{ss}$  located between CdZnO/p-Si interfaces. At low frequencies, the relaxation time of the charges at the traps is larger than the period ( $\tau \geq T$ ) of the applied ac signal, so they can contribute to the measured C and  $G/\omega$  values. In addition, the presence of  $N_{ss}$  causes a peak at the extracted parallel conductance ( $G_p/\omega$ ) versus Ln $f$  curves of the structure. Thus, both the values of  $N_{ss}$  and  $\tau$  were calculated from the peak value and its position, respectively. The values of  $N_{ss}$  and  $\tau$  ranged from  $1.65 \times 10^{13} \text{ eV}^{-1} \text{ cm}^{-2}$ , 31.4  $\mu\text{s}$  at 1.7 V and  $1.39 \times 10^{13} \text{ eV}^{-1} \text{ cm}^{-2}$ , 9.18  $\mu\text{s}$  at 3 V, respectively. These values are very suitable for these structures at room temperature.

**Keywords:** Admittance method, Surface states, Relaxation time, Al/CdZnO/p-Si (MIS) type structures,

<sup>1</sup> Esra ERBİLEN TANRIKULU (Orcid ID: 0000-0003-3945-3536), Gazi Üniversitesi, Fen Fakültesi, Fizik Bölümü Ankara, Türkiye

\* Sorumlu Yazar/Corresponding Author: Esra ERBİLEN TANRIKULU e-mail: eerbilen@gazi.edu.tr

Geliş tarihi / Received: 01.03.2019

Kabul tarihi / Accepted: 17.03.2019

## INTRODUCTION

In order to separate the metal from the semiconductor, thereby preventing the interface diffusion and the chemical reaction between the metal and the semiconductor, a variety of insulator/oxide/organic interface layers are inserted at M/S interface. The existence of this interfacial layer quite changes and improves the properties of the metal-semiconductor (MS) type diodes (Nicollian and Brews, 1982; Demirezen et al., 2017; Durmuş and Altındal, 2017; Nikravan et al., 2017; Taşçıoğlu et al., 2018; Tanrikulu et al., 2018; Güçlü et al., 2019). Usually the C-V characteristics of MIS or MOS structures are expected to be independent of frequency, but in reality situation is quite different; it becomes dependent of frequency and voltage due to the effects of  $N_{ss}$ ,  $R_s$ , thickness and homogeneity of interlayer and barrier height at M/S interface, surface and fabrication processes. For example, the presence of  $N_{ss}$  and  $R_s$  causes a peak behavior in the C-V plots in depletion/inversion and accumulation region, respectively. While  $N_{ss}$  are more effective both in inversion and depletion regions at low frequencies,  $R_s$  is dominate at high frequency only at accumulation region.

The existence of  $N_{ss}$  and restructure and reordering of them under bias voltage give shifts the peak position, but  $R_s$  and interfacial layer lead to bending or concave curvature of the C-V at accumulation region. (Nicollian and Goetzberger, 1965; Card and Rhoderick, 1971; Kar and Dahlke, 1972; Chattopadhyay and Raychaundhuri, 1993; Reddy et al., 2013). In this case, the applied voltage will be shared between interfacial layer,  $R_s$ . and depletion layer. Therefore, it can be concluded that it is crucial to evaluate and extract the  $N_{ss}$  as a function of applied voltage and frequency. The sources of these  $N_{ss}$  are usually crystal defects such as dangling bonds, dislocations, and some organic impurities in the laboratory environment. They

also depend on the chemical composition of the interfacial layer and they can trade charges with the semiconductor. At the low frequencies, the lifetime of the charges at the traps is smaller than the period of the alternating signal, so that these charges can yield an extra C and G to the measured values, but at high frequencies, this contribution is low so it can be ignored. There are several suggested methods in the literature to extract the  $N_{ss}$  values such as forward bias current-voltage (Card and Rhoderick, 1971; Akhlaghi et al., 2018; Büyükbaş Uluşan et al., 2018; Tanrikulu, 2018), the high-low frequency capacitance ( $C_{HF}-C_{LF}$ ) (Castagne and Vapaille, 1971; Nicollian and Brews, 1982; Nikravan et al., 2017), quasi-static capacitance (Kuhn, 1970), surface admittance (Karma and Varma, 1985), Hill-Coleman (Hill and Coleman, 1980) and admittance techniques (Nicollian and Goetzberger, 1967; Nicollian and Brews, 1982; Yakuphanoglu, 2008; Yücedağ, 2009; Engel-Herbert et al., 2010; Altındal et al., 2012; Kaya et al., 2014; Padma et al., 2017; Demirezen et al., 2017; Tecimer et al., 2018). Among them, admittance method which is suggested by Nicollian and Goetzberger gives the most accurate and sensitive results rather than other and this method is based on the conductance loss resulting from the trade of charges between  $N_{ss}$  and semiconductors when an ac signal applied. This method also provides the determination of lifetime of the charges at the traps referred  $\tau$ .

The intention of this study is to calculate the voltage dependent profile of  $N_{ss}$  and their  $\tau$  of the prepared Al/CdZnO/p-Si (MIS) structure by evaluating the admittance measurements. For this purpose, the C-V and  $G/\omega$ -V measurements were carried out between 5 kHz and 1 MHz at room temperature and then  $G_p/\omega$  vs  $\ln(f)$  plots were drawn for various bias voltage to calculate the values of  $N_{ss}$  and  $\tau$  from the peak values of them for each bias voltage.


## MATERIAL AND METHOD

Al/CdZnO/p-Si (MIS) structures were produced on p-type (B-doped) Si wafer with (100) surface orientation, 350  $\mu\text{m}$  thickness and  $1.36 \times 10^{16} \text{ cm}^{-3}$  doping acceptor atoms. The detailed preparation process of the Al/CdZnO/p-Si (MIS) structures can be found in our previous study (Taşçıoğlu et al., 2018). Admittance measurements included the C-V and  $G/\omega$ -V measurements were performed between 5 kHz-1 MHz at room temperature by the HP 4192 A LF impedancemeter with 40 mV<sub>rms</sub> test signal.

## RESULTS AND DISCUSSION

The Fig. 1 reveals the observed C-Ln(f) characteristics of Al/CdZnO/p-Si (MIS) structure between 5 kHz and 1 MHz frequencies, 0.2 V

and 1.7 V voltages by 100 mV steps. As shown in this figure that at low frequencies C values increase with increasing voltage while at high frequencies they become almost independent of voltage. In addition, for each voltage value, C values decrease with increasing frequency due to the presence of  $N_{ss}$  which are more effective at low frequencies, because the  $\tau$  of the charges at the  $N_{ss}$  is smaller than the T so that these charges can contribute to the measured C and  $G/\omega$  values. Contrarily, at high frequencies, the lifetime of the charges at the  $N_{ss}$  is greater than the period of the applied ac signal. In other words, these charges cannot follow the ac signal easily, so that it cannot contribute the measured values or this contribution is small to negligible.




**Figure 1:** The C- Ln (f) curves of the Al/CdZnO/p-Si (MIS) structure for various applied bias voltages at room temperature.

Fig. 2 displays the  $G/\omega$ - Ln (f) curves of Al/CdZnO/p-Si (MIS) structure in the voltage range of 0.2 to 1.7 V with 0.1 V steps. Similarly with C-Ln (f) curves, the  $G/\omega$  values also decrease with increasing frequency almost exponentially due to the contribution of  $N_{ss}$  such

as mentioned above. Also, it can be seen from the figure, while at low frequencies  $G/\omega$  values have voltage dispersion, at high frequencies they are almost constant. The similar changes in C and  $G/\omega$  values with frequency and applied bias voltage for different structures are reported in

the literature and usually were based upon the existence of  $N_{ss}$  and their a special distribution between interlayer and semiconductor in the forbidden bandgap of semiconductor at the junction (Tecimer et al., 2014; Kaya et al., 2014; Orak and Koçyiğit, 2016; Ejderha et al., 2018;

Badali et al., 2018; Reddy et al., 2018; Karabulut, 2018; Tanrikulu et al., 2018; Maril et al., 2018;). It is explicit that the changes in the C and G become more pronounced at low frequency and higher forward bias voltages.




**Figure 2:** The  $G_p/\omega$ -  $\ln(f)$  curves of the Al/CdZnO/p-Si (MIS) structure for various applied bias voltages at room temperature.

There are various suggested methods to determine the  $N_{ss}$  values at different voltage and frequency regions. In this study, the admittance method developed by Nicollian and Goetzberger is preferred due to its accuracy and sensitivity. Additionally, for MIS or MOS type structures, this method can also specify bulk and interface defects. When an ac signal is applied onto devices, Fermi energy oscillates about the medium positions governed by dc bias. According to this method, the voltage or energy density distribution of  $N_{ss}$  is identified by means of the loss resulting from alters in their occupancy caused by small variations of gate voltage. This energy loss is measured as an

equivalent parallel conductivity given with the following equation;

$$\frac{G_p}{\omega} = \frac{\omega G_m C_i}{G_m^2 + \omega^2 (C_i - C_m)^2} = \frac{q N_{ss}}{2\omega\tau} \ln(1 + \omega^2 \tau^2) \quad (1)$$

In Eq.1,  $q$  is the electron charge,  $\omega$  is the angular frequency ( $=2\pi f$ ),  $\tau$  is the relaxation time of the charges at the surface states,  $G_m$  and  $C_m$  are the measured conductance and capacitance at any given bias voltage, respectively. The parallel conductance values at various voltages were calculated using measurements results in Eq.1 and the  $G_p/\omega$  -  $\ln(f)$  curves were drawn and given in Fig.3.



**Figure 3:** The  $G_p/\omega$ -  $\ln(f)$  curves of the Al/CdZnO/p-Si (MIS) structure for various applied bias voltages at room temperature.


It is clear that the  $G_p/\omega - \ln(f)$  curves have a peak only between 1.7 and 3.0 V, and peak position shifts to higher frequencies while its intensity decreases with increasing applied voltage due to restructure and reordering of charges at surface states or traps. These changes in the parallel conductance with frequency and applied bias voltage are expected behaviors according the surface states or trap model. The  $N_{ss}$  and  $\tau$  were determined from the intensity and position of this peak with following relations, respectively (Nicollian and Goetzberger, 1965; Card and Rhoderick, 1971; Kar and Dahlke, 1972; Nicollian and Brews, 1982; Demirezen et al., 2017);

$$N_{ss} = \frac{(G_p/\omega)_{max}}{0.402 qA} \tag{2a}$$

$$\tau = \frac{1.98}{\omega_p} \tag{2b}$$

In order to see the change of  $N_{ss}$  and  $\tau$  with applied voltage, the  $N_{ss}-\tau-V$  plots were drawn and shown in Fig. 4.

As can be seen in Fig.4, both  $N_{ss}$  and  $\tau$  values decrease with increasing applied voltage. These results confirm that the  $N_{ss}$  is influential in the depletion region and at low frequencies. The  $N_{ss}$  and  $\tau$  were determined as  $1.65 \times 10^{13} \text{ eV}^{-1} \text{ cm}^{-2}$  and  $31.4 \text{ }\mu\text{s}$  at 1.7 V and  $1.39 \times 10^{13} \text{ eV}^{-1} \text{ cm}^{-2}$ ,  $9.18 \text{ }\mu\text{s}$  at 3 V, respectively. It can be said that the determining the voltage or energy dependent profile of  $N_{ss}$  and  $\tau$  in the wide range of frequency and applied bias voltage is very substantial to take more accurate and reliable results on the performance of the MS structure with an interfacial layer. In addition, the orders of calculated values of  $N_{ss}$  and  $\tau$  of the prepared Al/CdZnO/p-Si (MIS) type structure at room temperature are more suitable for MS, MIS, and similar electronic devices in the application.



**Figure 4:** The voltage dependent profiles of  $N_{ss}$  and their relaxation time obtained from admittance method for the Al/CdZnO/p-Si (MIS) type structure at room temperature.

## CONCLUSION

Voltage dependent profiles of the  $N_{ss}$  and  $\tau$  are obtained with admittance method using C-Ln (f) and  $G/\omega$ -Ln (f) plots for various voltages. Both the C and  $G/\omega$  values were found strong function of voltage and frequency and they decrease with increasing frequency due to the presence of the  $N_{ss}$  depend on their relaxation time especially at low frequencies and higher forward bias voltages. But, this contribution at higher frequencies was found can be neglected. In addition, the obtained parallel conductance vs Ln(f) plots show a peak, but its position and intensity depend on frequency and voltage. Thus, both the values of  $N_{ss}$  and  $\tau$  were calculated from these peak intensity and position with admittance method, respectively. According to experimental results, the  $N_{ss}$  and  $\tau$  were determined as  $1.65 \times 10^{13} eV^{-1} cm^{-2}$  and  $31.4 \mu s$  at 1.7 V and  $1.39 \times 10^{13} eV^{-1} cm^{-2}$ ,  $9.18 \mu s$  at 3 V, respectively. Experimental results confirmed that  $N_{ss}$  is dominant at the low frequency and depletion region. It is clear that the obtained orders of

calculated the values of  $N_{ss}$  and  $\tau$  of the prepared Al/CdZnO/p-Si (MIS) type structure are more suitable for MS, MIS, and similar electronic devices in the application.

## REFERENCES

- Akhlaghi E A, Badali Y, Altındal Ş, Azizian-Kalandaragh Y, 2018. Preparation of mixed copper/PVA nanocomposites as an interface layer for fabrication of Al/Cu-PVA/p-Si Schottky structures. *Physica B: Condensed Matter*, 546; 93-98.
- Altındal Ş, Şafak Asar Y, Kaya A, Sönmez Z, 2012. Investigation of interface states in Al/SiO<sub>2</sub>/p-Si (MIS) structures with 50 and 826 Å SiO<sub>2</sub> interfacial layer using admittance spectroscopy method. *Journal of Optoelectronics and Advanced Materials*, 14; 998-1004.
- Badali Y, Nikravan A, Altındal Ş, Uslu İ, 2018. Effects of a Thin Ru-Doped PVP Interface Layer on Electrical Behavior of Ag/n-Si Structures. *Journal of Electronic Materials*, 47; 3510-3520.

- Büyükbaş Uluşan A, Tataroğlu A, Azizian-Kalandaragh Y, Altındal Ş, 2018. On the conduction mechanisms of Au/ (Cu<sub>2</sub>O–CuO–PVA)/n-Si (MPS) Schottky barrier diodes (SBDs) using current–voltage–temperature (I–V–T) characteristics. *Journal of Material Science: Materials in Electronic*, 29; 159–170.
- Card HC, Rhoderick EH, 1971. Studies of tunnel MOS diodes I. Interface effects in silicon Schottky diodes. *Journal of Physics D: Applied Physics*, 4; 1589-1601.
- Castagne R, Vapaille A, 1971. Description of the SiO<sub>2</sub>-Si interface properties by means of very low frequency MOS capacitance measurements. *Surface Science*, 28; 157-193.
- Chattopadhyay P, Raychaundhuri B, 1993. Frequency dependence of forward capacitance-voltage characteristics of Schottky barrier diodes. *Solid-State Electronics*, 36; 605-610.
- Demirezen S, Kaya A, Altındal Ş, Uslu İ, 2017. The energy distribution profile of interface traps and their relaxation times and capture cross sections of Au/GO-doped PrBaCoO nanoceramic/n-Si capacitors at room temperature. *Polymer Bulletin*, 74; 3765-3781.
- Durmuş P, Altındal Ş, 2017. Two-diode behavior in metal-ferroelectric-semiconductor structures with bismuth titanate interfacial layer. *International Journal of Modern Physics B*, 31; 1750197.
- Ejderha K, Orak I, Duman S, Türüt A, 2018. The Effect of Thermal Annealing and Measurement Temperature on Interface State Density Distribution and Time Constant in Ni/n-GaP Rectifying Contacts. *Journal of Electronic Materials*, 47; 3502-3509.
- Engel-Herbert R, Hwang Y, Stemmer S, 2010. Comparison of methods to quantify interface trap densities at dielectric/III-V semiconductor interfaces. *Journal of Applied Physics*, 108; 124101-15.
- Güçlü ÇŞ, Özdemir AF, Karabulut A, Kökce A, Altındal Ş, 2019. Investigation of temperature dependent negative capacitance in the forward bias C-V characteristics of (Au/Ti)/Al<sub>2</sub>O<sub>3</sub>/n-GaAs Schottky barrier diodes (SBDs). *Materials Science in Semiconductor Processing*, 89; 26-31.
- Hill WA, Coleman CC, 1980. A single-frequency approximation for interface-state density determination. *Solid-State Electronics*, 23; 987-993.
- Kar S, Dahlke WE, 1972. Interface states in MOS structures with 20–40 Å thick SiO<sub>2</sub> films on nondegenerate Si. *Solid-State Electronics*, 15; 221-237.
- Karabulut A, 2018. Dielectric Characterization of Si<sub>3</sub>N<sub>4</sub>-based Heterojunction with TiO<sub>2</sub> Interfacial Layer. *Iğdır University journal of the Institute of Science and Technology*, 8; 119-129.
- Karma S, Varma S, 1985. Determination of silicon-silicon dioxide interface state properties from admittance measurements under illumination. *Journal of Applied Physics*, 58; 4256-4266.
- Kaya A, Sevgili Ö, Altındal Ş, 2014. Energy density distribution profiles of surface states, relaxation time and capture cross-section in Au/n-type 4H-SiC SBDs by using admittance spectroscopy method. *International Journal of Modern Physics B*, 28; 1450104-16 pages.
- Kaya A, Tecimer H, Vural Ö, Taşdemir İH, Altındal Ş, 2014. Capacitance/Conductance-Voltage-Frequency Characteristics of Au/PVC+TCNQ/p-Si Structures in Wide Frequency Range. *IEEE Transactions on Electron Devices*, 61; 584-590.
- Kuhn M, 1970. A Quasi-Static Technique for MOS C-V and Surface State Measurements. *Solid State Electronics*, 13; 873-885.

- Maril E, Tan SO, Altındal Ş, Uslu İ, 2018. Evaluation of Electric and Dielectric Properties of Metal-Semiconductor Structures With 2% GC-Doped-( $\text{Ca}_3\text{Co}_4\text{Ga}_{0.0001}\text{O}_x$ ) Interlayer. *IEEE Transactions on Electron Devices*, 65; 3901-3908.
- Nicollian EH, Brews JR, 1982. *Metal-Oxide-Semiconductor (MOS) Physics and Technology*. Wiley, New York-ABD.
- Nicollian EH, Goetzberger A, 1965. MOS Conductance Technique for Measuring Surface State Parameters. *Applied Physics Letters*, 7; 216-219.
- Nicollian EH, Goetzberger A, 1967. The Si-SiO<sub>2</sub> Interface - Electrical Properties as Determined by the Metal-Insulator-Silicon Conductance Technique. *The Bell System Technical Journal*, 46; 1055-1133.
- Nikravan A, Badali Y, Altındal Ş, Uslu İ, Orak İ, 2017. On the Frequency and Voltage-Dependent Profiles of the Surface States and Series Resistance of Au/ZnO/n-Si Structures in a Wide Range of Frequency and Voltage. *Journal of Electronic Materials*, 46; 5728-5736.
- Orak İ, Koçyiğit A, 2016. The Electrical Characterization Effect of Insulator Layer between Semiconductor and Metal. *Iğdır University journal of the Institute of Science and Technology*, 6; 57-67.
- Padma R, Sreenu K, Rajagopal Reddy V, 2017. Electrical and frequency dependence characteristics of Ti/polyethylene oxide (PEO)/p-type InP organic-inorganic Schottky junction. *Journal of Alloys and Compounds*, 695; 2587-2596.
- Reddy MSP, Lee J-H, Jang J-S, 2013. Frequency dependent series resistance and interface states in Au/bio-organic/n-GaN Schottky structures based on DNA biopolymer. *Synthetic Metals*, 185-186; 167-171.
- Reddy V N, Padma R, Gunasekhar K R, 2018. Analysis of electronic parameters and frequency-dependent properties of Au/NiO/n-GaN heterojunctions. *Applied Physics A*, 124; 79.
- Tanrikulu EE, Altındal Ş, Azizian-Kalandaragh Y, 2018. Preparation of (CuS-PVA) interlayer and the investigation their structural, morphological and optical properties and frequency dependent electrical characteristics of Au/(CuS-PVA)/n-Si (MPS) structures. *Journal of Materials Science: Materials in Electronics*, 29; 11801-11811.
- Tanrikulu H, Tataroğlu A, Tanrikulu EE, Büyükbaş Uluşan A, 2018. Electrical characterization of MIS diode prepared by magnetron sputtering. *Indian Journal of Pure and Applied Physics*, 56; 142-148.
- Taşcıoğlu İ, Tan S O, Yakuphanoglu F, Altındal Ş, 2018. Effectuality of Barrier Height Inhomogeneity on the Current-Voltage-Temperature Characteristics of Metal Semiconductor Structures with CdZnO Interlayer. *Journal of Electronic Materials*, 47; 6059-6066.
- Tecimer H, Tan S O, Altındal Ş, 2018. Frequency-Dependent Admittance Analysis of the Metal-Semiconductor Structure with an Interlayer of Zn-Doped Organic Polymer Nanocomposites. *IEEE Transactions on Electron Devices*, 65; 231-236.
- Tecimer H, Uslu H, Alahmed Z A, Yakuphanoglu F, Altındal Ş, 2014. On the frequency and voltage dependence of admittance characteristics of Al/PTCDA/p-Si (MPS) type Schottky barrier diodes (SBDs). *Composites Part B*, 57; 25-30.
- Yakuphanoglu F, 2008. Analysis of interface states of metal-insulator-semiconductor photodiode with n-type silicon by conductance technique. *Sensors and Actuators A: Physical*, 147; 104-109.
- Yücedağ İ, 2009. On the Density Distribution Profiles of Interface States in Al/SiO<sub>2</sub>/p-Si (MIS) Structures. *e-Journal of New World Sciences Academy*, 4; 518-526.