



IMPLEMENTATION OF NEW H- BRIDGE MULTILEVEL INVERTER USING A COMBINATION OF HIGH FREQUENCY AND LOW FREQUENCY MODULATION

A. MAHESWARI¹, I. GNANAMBAL²

¹ Department of EEE, K.S.R College of Engineering, Tiruchengode, India

² Department of EEE, Government College of Engineering, Salem, India
dramaheswari@gmail.com, ignan1960@gmail.com

Abstract: This paper proposes a seven level inverter with photovoltaic system, for stand-alone applications with hybrid PWM control scheme. Three carrier signals that are identical to each other which are compared with unidirectional sinusoidal reference signal were used to generate the PWM signals. In this paper, a new topology with a combination of low frequency and high frequency switches is proposed to improve the performance of a multilevel inverter. This topology requires fewer components compared to existing inverters and requires fewer carrier signals and gate drives. Therefore, the overall cost and complexity are greatly reduced. The performance of proposed multilevel inverter with equal dc sources is simulated by using MATLAB platform. Harmonic analysis is done on H-Bridge seven level inverter and experimental results are presented to demonstrate the superiority of the proposed system.

Keywords: Equal dc sources, Fundamental frequency switching scheme, multilevel inverter, PWM, Total Harmonic Distortion (THD).

1. Introduction

Due to lack of non-renewable energy sources, high cost and pollutions created by the power stations have made to move researchers towards renewable energy sources. One of the renewable energy sources is solar. By using photovoltaic system, solar energy is directly converted into electricity. This energy can be delivered to power grid through inverters. The main aspects for the development of multilevel inverters are multilevel voltage waveform, low total harmonic distortion (THD) and division of voltage to the switching devices [1]. Multilevel inverters have received high attention because of their reliable operation, high efficiency and low electromagnetic interference (EMI). The desired output of a multilevel inverter is synthesized by several sources of dc voltages [2]–[8]. A single phase grid connected photovoltaic systems uses multilevel converters for low power applications [9]. Varieties of photovoltaic

based grid connected inverters are discussed in the literature [10].

There are varieties of topologies available in multilevel inverters. They are diode-clamped, flying capacitor and H-bridge cascaded multilevel inverters. Compared to flying capacitor multilevel inverter and diode-clamped multilevel inverter, the cascaded multilevel inverter needs less number of components and simple control methods. In high voltage fields, the cascaded multilevel inverters are widely used. The advantages of cascaded multilevel inverters are good output waveform, low switching stress. Its structure is suitable for modularization. Now a day, the existing PWM inverters are replaced by cascaded multi-level inverters [11]–[12]. In multilevel inverters, cascaded H-bridge multilevel inverter with unequal dc voltage sources is smart because it is not affected by capacitor voltage unbalancing. But switching devices are subjected to unequal voltage stress [13]–[14]. Multilevel inverter which uses bulk

Received on: 21.12.2012

Accepted on: 01.09.2013

capacitors, need an adequate control or modulation strategy to balance the voltage in the capacitors [15]. Comparative studies regarding power loss comparison between three and four level diode-clamped inverters [16] and involving a series connected H-bridge cell inverter and a two-level inverter [17] have been reported. There are comparisons among flying-capacitor, diode-clamped and cascaded multilevel inverters [18]–[19] and among the three-level NPC, two-level, three-level and four-level flying-capacitor and five-level series connected H-bridge cells inverter [20]. Another study has compared two hybrid multilevel inverters with the same number of cells connected in series [21]. Hybrid asymmetrical and symmetrical multilevel inverters are compared in [22] with the same number of output voltage levels and three multilevel inverter topologies are compared in [23] with the same output filter.

This paper presents a new topology of multilevel inverter which uses less number of switching devices, equal dc sources and eliminates the need for capacitors. It exhibits several attractive features such as less components, simple circuit and modular in structure. However as the number of output level increases, the circuit becomes bulky due to the increase in the number of power devices. It is also more efficient since the inverter combines low frequency and high frequency switches. Therefore, only a part of switches work in high frequency which leads to more reliable and simpler control of the inverter. This proposed topology utilizes Phase disposition SPWM scheme to drive the inverter. The proposed circuit generates a high-quality output voltage waveform and low harmonic components of output voltage.

2. Proposed H-Bridge Multilevel Inverter Topology

Photovoltaic arrays are connected to the multilevel inverter through a dc-dc boost converter. The dc-dc boost converter is used to step-up the output voltage of photovoltaic array. This proposed topology combines low frequency and high frequency parts. A part which is responsible for generating voltage levels in positive polarity is named as high frequency part. The required levels are generated by using high frequency switches. A part which is responsible for generating the polarity of output voltage is named as low frequency

part as shown in Fig.1. Low frequency switches are used to generate the polarity.




Fig.1 Proposed Seven Level Inverter Topology

The positive levels are generated by high frequency part, and then the output is fed to the low frequency H- bridge inverter part to generate the polarity for the output. Thus the multilevel output voltage is generated with the reduced number of switches by using the proposed topology. The proposed topology for seven level inverter is shown in Fig.1. It requires ten IGBT switches, ten diodes and three equal dc sources.

Low frequency part transfers the generated levels with the same direction or opposite direction according to the required output polarity. It has modular structure and it can be extended to higher levels by adding the middle part (V_{dc} , S_3 , S_6) of the high frequency part. This topology eliminates fewer components compared with the conventional multilevel inverters. One of the advantage of the proposed topology is that it requires less high frequency components. High frequency components are expensive than the low frequency components. As per the MIL-HDBK-217F standard, number of components in the system is inversely proportional to the reliability of the system. As the number of high frequency components increased, the reliability of the inverter is decreased. In the proposed multi-level inverter, only half of the switches in the H-bridge are required to be switched on rapidly. Thus the reliability of the multilevel inverter is improved and expenses associated with the system are reduced. Control circuit complexity is reduced since the proposed topology generates only the positive levels.

For the Modified H-Bridge Multilevel inverter topology with h number of equal dc sources, the following equations can be written:

$$N_L = 2h+1 \tag{1}$$

$$V_{omax} = hV_{dc} \tag{2}$$

Where, N_L , V_{omax} denotes the number of output voltage levels and maximum output voltage, respectively.

The proposed inverter has less number of switches when compared with the other topologies presented in the literatures[24]. Hence, it is more suitable inverter for industrial applications.

3. Hybrid Modulation and Switching Sequence

A novel PWM technique is introduced to generate the switching signals. It requires half of the conventional carriers for SPWM controller. SPWM for seven level conventional inverter requires six carriers. But for the proposed topology only three carriers are sufficient. Since the multilevel inverter generates only positive polarity, the negative levels are generated by the low frequency part. Three carrier signals are compared with a reference signal. The carrier signals have the same frequency and amplitude and are in phase.

In this paper, Phase Disposition (PD) SPWM is utilized for its simplicity. Carriers in this method do not have any coincidence, and they have definite offset from each other. The reference signal and three carriers are shown in Fig.2.






Fig.2 Carrier and Reference Waveform for Phase Disposition (PD) PWM

According to Fig.2, if the reference signal is exceeds the lowest carrier (Carrier A), middle

carrier (Carrier B) is compared with reference signal until it exceeds the peak amplitude of the middle carrier signal. Then reference signal is compared with the highest carrier (Carrier C) until it reaches zero. In this proposed topology, it is not necessary to generate negative pulses for negative cycle. This task is done by the H-bridge inverter and the required level is generated by the high frequency part. Then this level is translated to positive or negative with the help of low frequency H-bridge inverter. It is possible to generate ten switching patterns to control the multilevel inverter. By considering the minimal switching transitions during each levels, the switch sequences (2-3-4), (2-3-5), (2-6-5) and (1-5) are chosen for positive levels. These switching sequences are shown in Fig.3.



(a) Level 0



(b) Level 1




Fig.3 Switching Sequences for positive levels

The efficiency of the overall multilevel inverter is also decided by the number of switches that conducts current. The conventional seven level cascaded inverter requires twelve switches, and in each instance six switches conducts the current. In the proposed topology the number of switches that conduct current varies from four to five switches, out of which two switches are from the low frequency part. Therefore the number of switches that conducts current in the proposed topology is lesser compared with the conventional topology. Hence, it has better efficiency.

The gating signal for the low frequency part is simple and is synchronous with line frequency. Fundamental frequency switching scheme is used to generate the switching pulse for low frequency part.

Low frequency H-bridge inverter operates in forward and reverse modes to generate polarity. Switches S_8 and S_9 , conducts in forward mode to generate positive direction. Switches S_7 and S_{10} , conducts in reverse mode to generate negative direction.

4. Simulation Study

The simulation of proposed three phase cascaded H- bridge multilevel inverter was done using MATLAB/Simulink. The IGBT switches are used as a switching device because of its lower switching loss and smaller snubber circuit requirement. In the simulation study all the switches are considered to be ideal. The frequency of output voltage is




Fig.4 Simulation Diagram of a Proposed Cascaded H- Bridge Multi-Level Inverter

50 Hz. The dc voltage sources with a value of 133 V is used in the proposed topology. In practice, these dc voltage sources are available via distributed energy resources like photovoltaic panels, fuel cells, etc.,. The dc-dc boost converter is used to step-up the output voltage of photovoltaic array. Simulation diagram of a proposed cascaded H- bridge multi-level inverter is shown in Fig.4. The PWM switching patterns are produced by comparing three carrier signals against the unidirectional sinusoidal reference signal. This comparing process produces switching signals for switches S_1 - S_6 . Pulse waveforms for the switches S_1 - S_4 are shown in Fig.5.





Fig.5 Pulse Waveform

The spectrum of the output line voltage and line current is taken to determine the Total Harmonic Distortion (THD) of the proposed inverter. The simulation result of output voltage, current and their corresponding FFT spectrum are presented in the Fig.6 and Fig.7. They clearly show that all of the desired voltage levels are generated.



(a)





Fig.6 (a) Three phase voltage waveform of seven level inverter (b) FFT spectrum



(a)




Fig.7 (a) current waveform (b) FFT spectrum

From the normalized FFT analysis shown in Fig.6, it can be seen that the magnitude of lower order harmonics are very low and the magnitude of higher order harmonics are nearly equal to zero.

The Table.1 shows the comparison between a proposed H-Bridge multilevel inverter with the conventional multilevel inverters. The proposed H-Bridge multilevel inverter topology has the advantage of its reduced number of devices compared to conventional multilevel inverters and it can be extended to any number of levels. The comparison of proposed H-Bridge multilevel inverter with the conventional multilevel inverters for different levels is shown in Fig.8.




Fig.8 Comparison of proposed H- Bridge multilevel inverter with the conventional multilevel inverters for different levels

Table 1. Comparison of switching components for Different multilevel inverter topology

Inverter type	NPC Multilevel Inverter	Flying capacitor Multilevel Inverter	Cascaded H-bridge Multilevel Inverter	Proposed H-Bridge Multilevel Inverter
Main Switches	$6(m-1)$	$6(m-1)$	$6(m-1)$	$3((m-1)+4)$
Main diodes	$6(m-1)$	$6(m-1)$	$6(m-1)$	$3((m-1)+4)$
Clamping Diodes	$3(m-1)(m-2)$	0	0	0
DC bus Capacitors / isolated supplies	$(m-1)$	$(m-1)$	$3(m-1)/2$	$3(m-1)/2$
Flying capacitors	0	$3/2 (m-1)(m-2)$	0	0

5. Experimental Results

To experimentally validate the proposed multilevel inverter output voltage, hardware of single phase cascaded H-bridge multilevel inverter has been built using IGBT as the switching devices. Experimental setup of seven level Cascaded H bridge multilevel inverter is shown in Fig.9. PV arrays of 750W are used as a input to the multilevel inverter.




Fig.9 Experimental Setup




Fig.10 DC Output Voltage of Photovoltaic System




Fig.11 FFT analysis of Voltage Waveform

High-frequency switching ripples are removed by using LC filter and it is a combination of a 2- μ F capacitor and a 10-mH inductor. This topology is used to generate seven levels of voltage for a resistive and inductive load. The switching frequency is 4kHz. ATmega16 Microcontroller is used to generate voltage pulses for IGBT gate. Control algorithm for the switching is written in the high level language and then it is embedded in the ATmega16 microcontroller. The voltage generated by the high-frequency part is fed to the low frequency part to define the polarity. Then the complete desired output waveform is created.

6. Conclusion

The proposed H- bridge multilevel inverter uses equal dc power sources for producing desired multilevel voltage is simulated and validated by hardware. The PD-SPWM control method is used to drive the high frequency part of the multilevel inverter. Fundamental frequency switching control algorithm is used to drive the low frequency part of the multilevel inverter. This proposed topology can be used in power applications such as FACTS, HVDC, PV systems integration with grids, UPS, etc. The switching operation is separated into high- and low-frequency parts. This will reduce the size and cost of the prototype.

The PD-SPWM for this topology only generates positive carriers for PWM control. The total harmonic distortion is reduced considerably. The FFT analysis of line voltage shows that the lower order harmonics have been reduced and also higher order harmonics are eliminated. From the FFT spectrum, if the number of level is increased then considerably THD value gets reduced. The results clearly show that the proposed topology can effectively work as a multilevel inverter with a reduced number of carriers for PWM. This proposed topology reduces the initial cost and complexity.

The proposed H- bridge multilevel inverter can also be used for industries where the variable speed drives (conveyors, rolling mills, printing machines) are required and considerable amount of energy can be saved as the proposed system has lower harmonics.

6. References

- [1] Malinowski M, Gopakumar K, Jose Rodriguez & Marcelo A Perez, A survey on Cascaded Multilevel inverters, *IEEE Trans Ind Elect*, 57 (2010) 2197 – 2206.
- [2] J. S. Lai and F. Z. Peng, “Multilevel converters—A new breed of power converters”, *IEEE Trans.Ind. Applicat.*, vol.32, no.3, pp. 509–517, May/June 1996.
- [3] L.M. Tolbert, F. Z. Peng, and T. G. Habetler, “Multilevel converters for large electric drives”, *IEEE Trans. Ind. Applicat.* vol.35, no. 1, pp.36–44, Jan./Feb. 1999.
- [4] M. Klabunde, Y. Zhao, and T. A. Lipo, “Current control of a 3 level rectifier/inverter drive system”, in *Conference Record 1994 IEEE IAS Annual Meeting*, 1994, pp. 2348–2356.
- [5] W. Menzies, P. Steimer, and J. K. Steinke, “Five-level GTO inverters for large induction motor drives”, *IEEE Transactions on Industry Applications*, vol. 30, no. 4, pp. 938–944, July 1994.
- [6] G. Sinha and T. A. Lipo, “A four level rectifier-inverter system for drive applications”, in *Conference Record IEEE IAS Annual Meeting*, October 1996, pp. 980–987.
- [7] J. K. Steinke, “Control strategy for a three phase AC traction drive with three level GTO PWM inverter”, in *IEEE Power Electronic Specialist Conference (PESC)*, 1988, pp.431– 438.
- [8] J. Zhang, “High performance control of a three level IGBT inverter fed AC drive”, in *Conf.Rec.IEEE IAS Annual Meeting*, 1995, pp. 22–28.
- [9] M.Calais and V.G. Agelidis, “Multilevel converters for single-phase grid connected photovoltaic systems- An overview,” in *proc. IEEE Int. Symp. Ind. Electron.*, 1998, vol.1, pp.224-229.
- [10] S.B.Kjaer, J.K. Pedersen, and F.Blaanbjerg, “A review of single-phase grid connected inverters for photovoltaic modules,” *IEEE Trans. Ind.Appl.*, vol, 41, no.5, pp. 1292-1306, Sep/Oct. 2005.
- [11] Hurng-Liahng Iou, Wen-Iung Chiang, et al, “Voltage- mode grid-connected solar inverter with high frequency isolated transformer”, *IEEE International Symposium on Industrial Electronics*, 2009 ,pp.1087-1092.

- [12] Xianglian Xu, Qing Zhang, Qian Cheng, Youxin Yuan, Yiping Xiao. "An Auto-disturbance Rejection Controller for STATCOM Based on Cascaded Multilevel Inverters", 2009 IEEE 6th International Power Electronics and Motion Control Conference, Wuhan, China, DS11.4, 2349- 2353.
- [13] Manjrekar MD, Lipo TA. "A hybrid multilevel inverter topology for drive applications", Proc IEEE Int Conf 1998; 2:523-9.
- [14] Manjrekar MD, Steimer PK, Lipo TA. "Hybrid multilevel power conversion system: a competitive solution for high-power applications", IEEE Trans Ind Appl 2000; 36(3):834-841.
- [15] Marchesoni M, Tenca P. "Diode-clamped multilevel converters: a practicable way to balance DC-link voltages", IEEE Trans Ind Electron 2002; 49(4): 752- 65.
- [16] T. J. Kim, D. W. Kang, Y. H. Lee, and D. S. Hyun, "The analysis of conduction and switching losses in multi-level inverter system," in Proc. 32nd Power Electron. Spec. Conf. Appl., 2001, pp. 1363-1368.
- [17] A. M. Massoud, S. J. Finney, and B. W. Williams, "Multilevel converters and series connection of IGBT evaluation for high-power, high-voltage applications," in Proc. 2nd Power Electron., Mach. Drives Conf., 2004, pp. 1-5.
- [18] S. Bernet, D. Krug, S. S. Fazel, and K. Jalili, "Design and comparison of 4.16 kV neutral point clamped, flying capacitor and series connected H-bridge multi-level converters," in Conf. Rec. 40th IEEE IAS Annu. Meeting, 2005, pp. 121-128.
- [19] S. S. Fazel, S. Bernet, D. Krug, and K. Jalili, "Design and comparison of 4-kV neutral-point-clamped, flying - capacitor, ad series-connected H-bridge multilevel inverters," IEEE Trans. Ind. Appl., vol.43, no. 4, pp. 1032-1040, Jul. 2007.
- [20] J. Rodríguez, S. Bernet, B. Wu, J. O. Pontt, and S. Kouro, "Multilevel voltage-source-converter topologies for industrial medium-voltage drives," IEEE Trans. Ind. Electron., vol. 54, no.6, pp. 2930-2945, Dec. 2007.
- [21] D. Krug, S. Bernet, S. S. Fazel, K. Jalili, and M. Malinowski, "Comparison of 2.3-kV medium-voltage multilevel converters for industrial medium-voltage drives," IEEE Trans. Ind. Electron., vol. 54, no. 6, pp. 2979-2992, Dec. 2007.
- [22] D. A. B. Zambra, C. Rech, and J. R. Pinheiro, "Selection of DC sources for three cells cascaded H-bridge hybrid multilevel inverter applied to medium voltage induction motors," in Proc. 8th Brazilian Power Electron. Conf., 2005, pp. 211-216.
- [23] D. A. B. Zambra, C. Rech, and J. R. Pinheiro, "A comparative analysis between the symmetric and the hybrid asymmetric nine-level series connected H-bridge cells inverter," in Proc. 12th Eur. Conf. Power Electron. Appl., 2007, pp. 1-10.
- [24] A. Maheswari and I. Gnanambal, "A novel cascaded H- bridge Multilevel Inverter based on optimal PWM technique", IU-JEEE, vol. 13, no. 1, pp 1613-1621, Sep. 2013.



A. Maheswari was born in Tamilnadu, India, on April 7, 1983. She received her B.E degree in Electrical and Electronics Engineering from V.M.K.V Engineering College, Salem, in 2004, the M.E degree in Power Elec-

tronics and Drives from Government College of Engineering, Salem, in 2008. Currently she is pursuing Ph.D. She has presented 7 papers in various national and international conferences. She has also published six papers in the international journal. Her current research interests include simulation and control techniques of AC drives, inverter topologies and harmonic suppression.



Dr. I. Gnanambal was born in Tamilnadu, India. She received her B.E degree in Electrical and Electronics Engineering from Government College of Engineering, Salem, in 1981, the M.E degree in Applied Electronics

in Government College of Technology, Coimbatore, in 2002 and Ph.D. degree in Networking from Anna University, Chennai in 2008. She has presented more than 60 papers in various national and international conferences. She has also published more than fifteen papers in international journals. Her research interests include power electronics, solid state drives, networking and special electrical machines.