engineeringperspective

Engineering Perspective

2757-9077

Hamit Solmaz

10.64808/engineeringperspective.1771169

Circuits and Systems Engineering Electromagnetics

Devreler ve Sistemler Mühendislik Elektromanyetiği

Enhanced ONOFIC-Controlled Nano-Domino Logic Using FinFET and CNTFET Devices for Ultra-Low Leakage with AI-Assisted Optimization in 32 nm VLSI System

https://orcid.org/0009-0009-1583-1791

Naik

Mr Ramavathu Ramesh

Chaitanya deemed to be university

https://orcid.org/0009-0000-9177-8093

Donapati

Dr Ramakrishna Reddy

Chaitanya Deemed to be University

https://orcid.org/0009-0008-9425-5069

Vankdoth

Dr Krishnanaik

Chaitanya deemed to be university

03 15 2026

6 2 222 232 09 05 2025 03 05 2026

This paper presents an enhanced ONOFIC (ON/OFF Isolation Control) nano-domino logic framework implemented using 32 nm FinFET and CNTFET technologies for ultra-low leakage VLSI systems. The proposed ONOFIC technique employs feedback-controlled transistors to dynamically isolate leakage paths in the pull-up and pull-down networks, significantly reducing subthreshold leakage while preserving the high-speed characteristics of domino logic. Four ONOFIC-based architectures—Pull-Down, Dual-ONOFIC, Pull-Up, and Sandwiched ONOFIC—are designed and evaluated to investigate the trade-offs between leakage reduction, delay, and power consumption. In addition, an AI-assisted optimization approach is explored to automatically tune circuit parameters such as feedback bias and device sizing for improved leakage control and energy efficiency. HSPICE simulations using realistic FinFET and CNTFET models demonstrate up to 78% leakage reduction, approximately 45% total power savings, and 50–55% improvement in Power-Delay Product (PDP) compared with conventional domino logic techniques. The AI-optimized configurations further enhance leakage suppression and robustness under process-voltage-temperature (PVT) variations. These results confirm that combining ONOFIC-based leakage control with AI-assisted optimization provides an effective methodology for designing energy-efficient nano-scale VLSI systems suitable for modern low-power applications.

ONOFIC FinFET CNTFET Nano-Domino Logic Leakage Reduction PDP HSPICE

Chaitanya Deemed to be University, Hyderabad, Telangana, India

1. Roy, K., Mukhopadhyay, S., & Mahmoodi-Meimand, H. (2003). Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits. Proceedings of the IEEE, 91(2), 305–327. https://doi.org/10.1109/JPROC.2002.808156

2. Hanchate, N., & Ranganathan, N. (2004). LECTOR: A technique for leakage reduction in CMOS circuits. IEEE Transactions on Very Large Scale Integration Systems, 12(2), 196–205. https://doi.org/10.1109/TVLSI.2003.821547

3. Sharma, V. K., Pattanaik, M., & Raj, B. (2014). ONOFIC approach: Low power high speed nanoscale VLSI circuits design. International Journal of Electronics, 101(1), 61–73. https://doi.org/10.1080/00207217.2013.769186

4. Sharma, V. K., Pattanaik, M. (2016). Design of low leakage variability aware ONOFIC CMOS standard cell library. Journal of Circuits Systems and Computers, 25(11), 1650134. https://doi.org/10.1142/S0218126616501346

5. Sharma, V. K., Pattanaik, M., & Raj, B. (2015). INDEP approach for leakage reduction in nanoscale CMOS circuits. International Journal of Electronics, 102(2), 200–215. https://doi.org/10.1080/00207217.2014.896042

6. Narendra, S., De, V., Antoniadis, D., Chandrakasan, A., & Borkar, S. (2001). Scaling of stack effect and its application for leakage reduction. International Symposium on Low Power Electronics and Design. https://doi.org/10.1145/383082.383132

7. Agarwal, A., Roy, S., & Roy, K. (2006). Leakage power analysis and reduction for nanoscale circuits. IEEE Micro, 26(2), 68–80. https://doi.org/10.1109/MM.2006.36

8. Park, J. C., & Mooney, V. J. (2006). Sleepy stack leakage reduction. IEEE Transactions on VLSI Systems, 14(11), 1250–1263. https://doi.org/10.1109/TVLSI.2006.886398

9. Mukhopadhyay, S., & Roy, K. (2004). Modeling and estimation of total leakage current in nanoscaled CMOS devices considering parameter variation. ISLPED, 172-175. https://doi.org/10.1145/871506.871549

10. Alioto, M. (2010). Understanding DC behavior of subthreshold CMOS logic through closed-form analysis. IEEE Transactions on Circuits and Systems I, 57(7), 1597–1607. https://doi.org/10.1109/TCSI.2009.2034233

11. Johnson, M., Somasekhar, D., Chiou, L., & Roy, K. (2002). Leakage control with efficient use of transistor stacks in single threshold CMOS. IEEE Transactions on VLSI Systems, 10(1), 1–5. https://doi.org/10.1109/92.988724

12. Bhattacharya, D., & Jha, N. K. (2014). FinFETs: From devices to architectures. Advances in Electronics (1), 365689. https://doi.org/10.1155/2014/365689

13. Mushtaq, U., & Sharma, V. K. (2021). Performance analysis for reliable nanoscaled FinFET logic circuits. Analog Integrated Circuits and Signal Processing, 107(3), 671–682. https://doi.org/10.1007/s10470-020-01765-z

14. Kajal, & Sharma, V. K. (2021). A novel low-power technique for FinFET domino OR logic. Journal of Circuits Systems and Computers, 30(7), 2150117. https://doi.org/10.1142/S0218126621501176

15. Kajal, & Sharma, V. K. (2022). Efficient low-power FinFET domino OR logic circuit. Microprocessors and Microsystems, 95, 104719. https://doi.org/10.1016/j.micpro.2022.104719

16. Deng, J., & Wong, H. S. P. (2007). A compact SPICE model for carbon nanotube field-effect transistors—Part II. IEEE Transactions on Electron Devices, 54(12), 3195–3205. https://doi.org/10.1109/TED.2007.909043

17. Raychowdhury, A., Mukhopadhyay, S., & Roy, K. (2004). Circuit-compatible CNTFET model. IEEE Transactions on Computer-Aided Design, 23(10), 1411–1420. https://doi.org/10.1109/TCAD.2004.835135

18. Lin, S., Kim, Y. B., & Lombardi, F. (2011). CNTFET-based design of ternary logic gates and arithmetic circuits. IEEE Transactions on Nanotechnology, 10(2), 217–225. https://doi.org/10.1109/TNANO.2009.2036845

19. Sharma, V. K. (2022). CNTFET circuit-based wide fan-in domino logic for low-power applications. Journal of Circuits Systems and Computers, 31(2), 2250036. https://doi.org/10.1142/S0218126622500360

20. Zahoor, F., Hussin, F., Khanday, F., Ahmad, M., Nawi, I., Ooi, C., & Rokhani, F. (2021). Carbon nanotube field effect transistor (cntfet) and resistive random access memory (rram) based ternary combinational logic circuits. Electronics, 10(1), 79. https://doi.org/10.3390/electronics10010079

21. Moaiyeri, M. H., Mirzaee, R., Doostaregan, A., Navi, K., & Hashemipour, O. (2013). A universal method for designing low-power carbon nanotube FET-based multiple-valued logic circuits. IET Computers and Digital Techniques, 7(4), 167–181. https://doi.org/10.1049/iet-cdt.2013.0023

22. Keshavarzian, P., & Sarikhani, R. (2014). A Novel CNTFET-based ternary full adder. Circuits Systems and Signal Processing, 33(3), 665–679. https://doi.org/10.1007/s00034-013-9672-6

23. Franklin, A. D., Koswatta, S. O., Farmer, D. B., Smith, J. T., Gignac, L., Breslin, C. M., ... & Tersoff, J. (2013). Carbon nanotube complementary wrap-gate transistors. Nano letters, 13(6), 2490-2495. https://doi.org/10.1021/nl400544q

24. Anantram, M. P., & Leonard, F. (2006). Physics of carbon nanotube electronic devices. Reports on Progress in Physics, 69(3), 507–561. https://doi.org/10.1088/0034-4885/69/3/R01

25. Deb, K., Pratap, A., Agarwal, S., & Meyarivan, T. (2002). NSGA-II multiobjective genetic algorithm. IEEE Transactions on Evolutionary Computation, 6(2), 182–197. https://doi.org/10.1109/4235.996017

26. Kennedy, J., & Eberhart, R. (1995). Particle swarm optimization. IEEE International Conference on Neural Networks. https://doi.org/10.1109/ICNN.1995.488968

27. Settaluri, K. T., Haj-Ali, A., Huang, Q., Shanmugam, N., & Stojanovic, V. (2020). AutoCkt: Deep reinforcement learning of analog circuit designs. DATE Conference. https://doi.org/10.23919/DATE48585.2020.9116200

28. Borkar, S. (1999). Design challenges of technology scaling. IEEE Micro, 19(4), 23–29. https://doi.org/10.1109/40.782564

29. Haensch, W., et al. (2006). Silicon CMOS devices beyond scaling. IBM Journal of Research and Development, 50(4.5), 339–361. https://doi.org/10.1147/rd.504.0339

30. Aytar, O. (2020). Investigation of auto-zero comparator performance of common-gate differential amplifier based CMOS inverter circuit. Journal of Scientific, Technology and Engineering Research, 1(2), 25–32. https://doi.org/10.5281/zenodo.4069563

31. Demirel, H. (2024). Current feedback operational amplifier based floating inductance simulator and active filter applications. Gazi University Journal of Science Part A: Engineering and Innovation, 11(3), 443–450. https://doi.org/10.54287/gujsa.1496604

32. Nagareddy, D. S., Subramanyam, R., Govindarasu, V., & Neelakandan, V. (2026). Model order reduction of vehicle air-conditioning loop with neural networks. Engineering Perspective, 6(1), 33–42. https://doi.org/10.64808/engineeringperspective.1817878

33. Yünlü, L., Cinoğlu, B., & Gökbayrak, M. (2025). Verification of the mechanical behavior of S235JR steel using finite element analysis and theoretical engineering calculations. Engineering Perspective, 5(4), 223–233. https://doi.org/10.64808/engineeringperspective.1813765