



Low-Voltage and Low-Power Analog Multiplier/Divider Using OTA Based on DTMOS Transistor

DTMOS Transistör Tabanlı OTA Kullanan Düşük-Gerilimli ve Düşük-Güçlü Analog Çarpıcı/Bölücü

Melih Yıldırım ^{1*} 

¹ The Scientific and Technological Research Council of Turkey (TUBITAK), Ankara, TURKEY
Sorumlu Yazar / Corresponding Author *: melih.yildirim@tubitak.gov.tr

Geliş Tarihi / Received: 27.04.2020

Kabul Tarihi / Accepted: 29.10.2020

Atıf şekli/ How to cite: YILDIRIM M.(2021). Low-Voltage and Low-Power Analog Multiplier/Divider Using OTA Based on DTMOS Transistor. DEÜ FMD 23(68), 413-420.

Araştırma Makalesi/Research Article

DOI:10.21205/deufmd.2021236806

Abstract

A low-voltage and low-power current mode analog multiplier/divider design is presented in this paper. The multiplier/divider is based on operational transconductance amplifier (OTA) utilizing dynamic threshold MOS (DTMOS) structure and consists of only three OTAs. The circuit has the ability of consuming low power and requiring low voltage power supplies. 0.13 μ m IBM CMOS technology parameters are used to simulate the suggested multiplier/divider design and the simulation results are obtained using LTspice program. The current mode analog multiplier/divider architecture consumes only 12.07nW and requires $\pm 0.2V$ of supply voltages thanks to employing DTMOS transistor. The simulation results agree well with the expected results.

Keywords: Multiplier, Divider, DTMOS, OTA, Low Voltage, Low Power

Öz

Bu çalışmada düşük gerilimli ve düşük güçlü akım modlu bir analog çarpıcı/bölücü tasarımı sunulmuştur. Çarpıcı/bölücü devresi dinamik eşik gerilimli MOS (DTMOS) yapısından yararlanan işlemsel geçiş iletkenliği kuvvetlendiricisi (OTA) tabanlıdır ve sadece üç tane OTA devresinden oluşmaktadır. Devre düşük güç tüketimi ve düşük gerilim kaynağına ihtiyaç duyma özelliklerine sahiptir. Önerilen çarpıcı/bölücü tasarımının benzetimlerini gerçekleştirmek için 0.13 μ m IBM CMOS teknoloji parametreleri kullanılmıştır ve simülasyon sonuçları LTspice programı kullanılarak elde edilmiştir. Akım modlu analog çarpıcı/bölücü mimarisi DTMOS transistör yapısı sayesinde yalnızca 12.07nW güç tüketmekte ve $\pm 0.2V$ luk besleme gerilimine ihtiyaç duymaktadır. Beklenen teorik sonuçlarla uyumlu simülasyon sonuçları elde edilmiştir.

Anahtar Kelimeler: Çarpıcı, Bölücü, DTMOS, OTA, Düşük Gerilim, Düşük Güç

1. Introduction

Analog multipliers can be found in various analog systems with regard to analog modulators, artificial neural networks, peak detectors, analog signal processing, adaptive filters, frequency doublers, RMS-DC converters

and so on. Fundamentally, an analog multiplier circuit generates a linear product of two input signals and yields $z=A.x.y$, where x and y are the inputs and A is a constant. The first analog multiplier design which consists bipolar junction transistor (BJT) has been proposed by Gilbert in

1968 [1]. In analog multiplier circuits, the properties of consuming low power and having low power supply voltages take an important place. Many methods in order to decrease the power dissipation of the circuit have been used by researchers [2–12]. One of the effective methods called DTMOS technique is utilized to reduce the power consumption and the required supply voltages [2, 4, 9, 11–15]. In this technique, bulk terminal is connected to gate terminal of MOS transistor so that the power dissipation becomes noteworthy less compared to the designs using traditional MOS transistors.

In literature, various analog multipliers have been suggested [2, 3, 5–8, 16–20]. In a study, a voltage-mode four-quadrant multiplier based on DTMOS technique is proposed by Babacan [2]. The multiplier consisting of 14 transistors includes the supply voltages of $\pm 0.2V$ and the power dissipation is $18.4nW$. Liu and Liu [3] have introduced a CMOS four-quadrant multiplier circuit operating in weak inversion region. The power dissipation of the multiplier is $6.7\mu W$ and it requires $+1.5V$ supply voltage. Panigrahi and Paul [5] have introduced a voltage-mode multiplier circuit which is constituted in order to operate in weak inversion. The multiplication operation is carried out by driving the bulk terminals of the MOS transistors. The power dissipation and the single supply voltage are $714nW$ and $+0.5V$, respectively. Tanno et al. [6] have suggested a four-quadrant analog multiplier based on MOS weak-inversion-region with $+1V$ single supply. The power dissipation of the design is $1.12\mu W$. Wu and Xing [7] have proposed a current-mode four-quadrant analog multiplier. In the multiplier, two MOS translinear loops working in the subthreshold region are utilized. The power supply voltage and power dissipation are $+3V$ and $60\mu W$, respectively. In a study done by Mahmoudi et al. [8], a CMOS multiplier/divider working in the weak inversion mode has been proposed. The power dissipation is $9\mu W$ and the circuit requires $+2V$ supply. Yildirim [16] has suggested a DTMOS transistor based multiplier structure using current squarer. The multiplier includes four current squarer circuits and a subtractor circuit. The power dissipation is $99.76nW$ and the supply voltage is $+0.3V$, respectively. In another study [17], a class-AB four-quadrant current multiplier circuit with the power dissipation of $12.4nW$ and a single $+0.65V$

power supply has been proposed. The multiplier employs a class-AB current amplifier and a current splitter. Kasimis and Psychalinos [18] have suggested an improved version of the multiplier presented in [17]. Their current mode class-AB four quadrant multiplier provides a remarkable decrement in terms of power consumption compared to the corresponding one introduced in [17]. The power dissipation is $6.43nW$ and the supply voltage is $+0.65V$, respectively. Al-Absi and As-Sabban [19] have suggested a four-quadrant multiplier with the power dissipation of $700\mu W$ and a single $+1.5V$ power supply voltage. The multiplier comprises of two rectifiers, two squaring circuits and one subtracting circuit. In a study done by Popa [20], two different analog multiplier/divider blocks whose power dissipations are $60\mu W$ and $75\mu W$, respectively. The power supply of $+1.2V$ is utilized in the circuit designs.

The motivation of doing this study is given as follows. A current-mode multiplier/divider having simple architecture is introduced in this work. The multiplier/divider circuit consists of only 3 OTAs which are based on DTMOS. Transistors are able to operate in subthreshold region thanks to using DTMOS technique. Therefore, the multiplier/divider circuit requires low power supply voltages and consumes low power which is in the order of nW with the help of DTMOS transistor.

2. Material and Method

In this part, material and method utilized in the study are given. Firstly, OTA structure based on DTMOS transistor is shown and then the proposed analog multiplier/divider architecture is presented.

2.1. OTA Structure Based on DTMOS

Transistor

In the analog multiplier/divider block, OTA circuit which is based on DTMOS technique are used. Bulk terminal and gate terminal of MOS transistor are connected together to reduce the threshold voltage of MOS transistor in this technique. By doing this, the power consumption of circuit is significantly decreased because of MOS transistor operating in subthreshold region [2, 4, 9, 11–16, 21]. Figure 1 demonstrates the structure of DTMOS transistor and its symbol.




Figure 1. (a) DTMOS transistor structure and **(b)** its symbol

In the multiplier/divider topology, two-input one-output OTAs based on DTMOS given in Figure 2 is used. In Figure 2, a conventional OTA architecture has been modified by changing PMOS transistors to DTMOS transistors so that multiplier/divider circuit is able to consume power in the order of nW. The PMOS transistors (M_1 - M_8) and NMOS (M_9 - M_{14}) transistors aspect ratios are given by $W/L=100\mu\text{m}/0.13\mu\text{m}$ and $W/L=15\mu\text{m}/0.13\mu\text{m}$, respectively. The biasing current and supply voltages are preferred as $I_B=5\text{nA}$ and $V_{DD}=-V_{SS}=0.2\text{V}$, respectively.




Figure 2. The circuit topology of DTMOS based OTA




Figure 3. The DC transfer characteristic of DTMOS based OTA




Figure 4. The transconductance of DTMOS based OTA

The DC transfer characteristic of the proposed OTA structure based on DTMOS is obtained by applying input voltage signal between -50mV and 50mV as given in Figure 3. Figure 4 demonstrates that -3 dB frequency for the OTA circuit is 58.7kHz . There is a trade-off between power consumption and bandwidth. High biasing current offers higher bandwidth. However, it occurs owing to consuming high power. In the proposed OTA which is based on DTMOS technique, the bandwidth is low in order to consume low power [15]. Both Figure 3 and Figure 4 reveal that transconductance gain value (g_m) of OTA is $62.2\text{n}\Omega^{-1}$.

2.2. Proposed Analog Multiplier/Divider Architecture

An analog multiplier/divider circuit based on OTA is proposed by Kaewdang [22]. In this study, we have modified the analog circuit by changing OTAs with DTMOS based OTAs to reduce the power dissipation of the circuit. The suggested analog multiplier/divider circuit diagram with DTMOS technique is presented in Figure 5.




Figure 5. The circuit topology of DTMOS based multiplier/divider

The analog block consists of only 3 OTA structures which are based on DTMOS. The input current signal I_{in1} is applied to OTA₁ which is used as a current-controlled grounded resistor. The input voltage of OTA₁ is utilized as the input voltage for OTA₂ and OTA₃. The input current signal I_{in2} is added with the bias current I_{B2} belonging to OTA₂. By performing fundamental circuit analyses, the output current signals I_{o2} and I_{o3} of OTA₂ and OTA₃, respectively, are defined as

$$I_{o2} = \frac{g_{m2}}{g_{m1}} I_{in1} = \frac{I_{B2} + I_{in2}}{I_{B1}} I_{in1} \quad (1)$$

$$I_{o3} = -\frac{g_{m3}}{g_{m1}} I_{in1} = -\frac{I_{B3}}{I_{B1}} I_{in1} \quad (2)$$

In architecture, the transconductance gains of OTA₁, OTA₂ and OTA₃ are given as g_{m1} , g_{m2} and g_{m3} , respectively. The output current I_{out} is obtained by the summation of the currents I_{o2} and I_{o3} . When bias currents are set such that $I_{B2}=I_{B3}=I_B$, the output current I_{out} can be given in Eq. (3).

$$I_{out} = I_{o2} + I_{o3} = \frac{I_{in1}I_{in2}}{I_{B1}} \quad (3)$$

Eq. (3) shows the current-mode multiplication and division function. When I_{in1} and I_{in2} are used as the input current signals, the analog block can perform multiplication operation. On the other hand, the analog block can perform division operation, when I_{in1} (or I_{in2}) and I_{B1} are used as the input current signals.

3. Results

The properties of the suggested low-voltage and low-power DTMOS based multiplier/divider in terms of DC transfer characteristic, operating as analog amplitude modulator, using as a divider, utilizing as a frequency doubler circuit, total harmonic distortion (THD) and power dissipation are examined. The analog block is simulated using 0.13 μ m IBM CMOS technology parameters. The power supply voltages of $\pm 0.2V$ is used in the design. DTMOS technique is utilized and the bulk terminals are connected to gate terminals in PMOS transistors in order to decrease power dissipation of the analog block. In addition to this, the bulk terminals of NMOS transistors are connected to their source terminals.





Figure 6. DC characteristic of multiplier/divider with regard to (a) I_{in1} (b) I_{in2}

Figure 6 (a) shows the DC transfer characteristics of DTMOS based multiplier/divider circuit for different I_{in2} currents from -5nA to 5nA with step of 2.5nA and I_{in1} current is applied from -5nA to 5nA and the bias currents are set to $I_{B1}=I_{B2}=I_{B3}=5nA$. Similarly, same processes are done to I_{in2} to obtain the DC transfer characteristics of multiplier/divider circuit with regard to I_{in2} .







Figure 7. (a) Input current waveforms for $I_{in1}=3\sin(2\pi 50t)nA$ and $I_{in2}=3\sin(2\pi 1000t)nA$
(b) output current waveform of proposed multiplier

The time domain analyses given in Figure 7 for multiplier are done. The simulation results are presented in Figure 7 for $I_{in1}=3\sin(2\pi 50t)nA$, $I_{in2}=3\sin(2\pi 1000t)nA$ and $I_{B1}=5nA$ and reveal that the proposed multiplier/divider block can be utilized as an analog amplitude modulator. In addition, in Figure 8, we have performed time domain analyses for $I_{in1}=3\sin(2\pi 50t)nA$, $I_{B1}=5nA$ and I_{in2} current signals with different frequencies. Figure 8(a) and Figure 8(b) show

the analyses results for $I_{in2}=3\sin(2\pi 500t)nA$ and $I_{in2}=3\sin(2\pi 2000t)nA$.



**Figure 8. Output waveforms of multiplier for $I_{in1}=3\sin(2\pi 50t)nA$ and (a) $I_{in2}=3\sin(2\pi 500t)nA$
(b) $I_{in2}=3\sin(2\pi 2000t)nA$**




Figure 9. I_{B1} and output waveforms for divider structure

Our suggested analog circuit can also perform division operation and time domain simulation results for divider are given in Figure 9. The

simulation results obtained are given in Figure 9 for $I_{in1}=10nA$, $I_{in2}=20nA$ and I_{B1} is a 250Hz triangular wave with amplitude of 1nA and with DC component of 12nA. In this case, the output current I_{out} is an inverting function of a triangular wave signal. Moreover, the proposed DTMOS based multiplier/divider analog block can be also used as a frequency doubler circuit. In order to show the property of frequency double of the introduced circuit, $I_{in1}=I_{in2}=3\sin(2\pi 100t)nA$ and $I_{B1}=5nA$ are applied to the analog block and the results are demonstrated in Figure 10.




Figure 10. Input and output waveforms of multiplier/divider operated as a frequency doubler




Figure 11. Total harmonic distortion of the proposed multiplier/divider

THD calculation is evaluated to underline the linearity of the proposed multiplier/divider circuit. The calculation of THD given in Figure 11 is carried out by setting the amplitudes of sinusoidal input signal current I_{in2} from 1nA to 5nA at two frequencies which are 100Hz and 1kHz and applying the input signal current I_{in1} as 3nA.




Figure 12. Drained currents from power supplies (V_{DD} and V_{SS})

Table 1. The comparison between our suggested multiplier/divider and previous multipliers

References	Number of transistors	Power dissipation (μW)	Supply voltage (V)	Technology (μm)
[2]	14	0.0184	± 0.2	0.18
[3]	8 ^a	6.7	+1.5	0.35
[5]	8 ^a	0.714	+0.5	0.18
[6]	25 ^{ab}	1.12	+1	0.18
[7]	12	60	+3	0.5
[8]	17 ^a	9	+2	0.35
[16]	12 ^a	0.09976	+0.3	0.13
[17]	60	0.0124	+0.65	0.13
[18]	62	0.00643	+0.65	0.13
[19]	28	700	+1.5	0.18
[20]	17	60	+1.2	0.18
This study	42^a	0.01207	± 0.2	0.13

^a Excluding biasing current source

^b Excluding current subtractor

In Figure 12, the drained currents from power supplies V_{DD} and V_{SS} are presented to show the power efficiency of the introduced analog design. Figure 12 reveals that the maximum power consumption is calculated as 16.14nW since maximum drained current is equal to 80.71nA. On the other hand, the quiescent power

dissipation is 12.07nW as the minimum drained current from power supplies is 60.35nA.

The comparison of our proposed multiplier/divider with other multiplier circuit in literature is given in Table 1. According to Table 1, the suggested analog circuit has the advantage in terms of power consumption over all previous multipliers presented in Table 1 except the design in Ref [18]. Our suggested circuit has 42 transistors, whereas the design in Ref [18] has 60 transistors. In addition to these, the analog block has the ability of performing both multiplication and division operations.

4. Discussion and Conclusion

In this study, a low-voltage and low-power current-mode multiplier/divider circuit design is suggested. The two-input one-output analog circuit requires the power supply voltages of $\pm 0.2V$ and comprises of only 3 OTAs. OTA structure employs 8 DT MOS transistors and 6 NMOS transistors excluding one biasing current source. The analog multiplier/divider block consists of 42 transistors in total since each OTA structure has 14 transistors. The quiescent power dissipation is 12.07nW as minimum drained current from the power supplies is 60.35nA thanks to utilizing DT MOS transistor. The analog amplitude modulator and frequency double circuit are demonstrated as application examples in order to express the performance of the multiplier/divider. The introduced analog design has the advantage in terms of power consumption and/or the number of required transistors over previous multipliers. In addition to these, the analog block has the ability of performing both multiplication and division operations. Simulation results obtained in this study agree well with the expected results.

References

- [1] Gilbert, B. 1968. A precise four-quadrant multiplier with subnanosecond response, *IEEE Journal of Solid-State Circuits*, Vol. 3, No. 4, pp. 365-373
- [2] Babacan, Y. 2019. Ultra-low voltage and low-power voltage-mode DT MOS-based four-quadrant analog multiplier, *Analog Integrated Circuits and Signal Processing*, Vol. 99, No. 1, pp. 39-45
- [3] Liu, W., Liu, S.-I. 2010. Design of a CMOS low-power and low-voltage four-quadrant analog multiplier, *Analog Integrated Circuits and Signal Processing*, Vol. 63, No. 2, pp. 307-312
- [4] Khaleqi, M., Jooq, Q., Miralaei, M., Ramezani, A. 2018. Post-layout simulation of an ultra-low-power OTA using DT MOS input differential pair, *International Journal of Electronics Letters*, Vol. 6, No. 2, pp. 168-180. DOI: 10.1080/21681724.2017.1335782
- [5] Panigrahi, A., Paul, P. K. 2013. A novel bulk-input low voltage and low power four quadrant analog multiplier in weak inversion, *Analog Integrated Circuits and Signal Processing*, Vol. 75, No. 2, pp. 237-243
- [6] Tanno, K., Sugahara, Y., Tamura, H. 2011. High-linear four-quadrant multiplier based on MOS weak-inversion region translinear principle with adaptive bias technique, *TENCON 2011-2011 IEEE Region 10 Conference, IEEE*, 680-684
- [7] Wu, R., Xing, J. 2012. MOS translinear principle based analog four-quadrant multiplier, *Anti-Counterfeiting, Security, and Identification, IEEE*, 1-4
- [8] Mahmoudi, A., Khoei, A., Hadidi, K. H. 2007. A novel current-mode micropower four quadrant CMOS analog multiplier/divider, *2007 IEEE Conference on Electron Devices and Solid-State Circuits, IEEE*, 321-324
- [9] Alaybeyoğlu, E., Kuntman, H. 2019. Capacitor multiplier with high multiplication factor for integrated low pass filter of biomedical applications using DT MOS technique, *AEU - International Journal of Electronics and Communications*, Vol. 107, pp. 291-297. DOI: 10.1016/j.aeue.2019.06.001
- [10] Jaikla, W., Talabthong, P., Siripongdee, S., Supavarasuwat, P., Suwanjan, P., Chaichana, A. 2019. Electronically controlled voltage mode first order multifunction filter using low-voltage low-power bulk-driven OTAs, *Microelectronics Journal*, Vol. 91, No. April, pp. 22-35. DOI: 10.1016/j.mejo.2019.07.009
- [11] Başak, M. E. 2019. Realization of DT MOS based CFTA and multiple input single output biquadratic filter application, *AEU - International Journal of Electronics and Communications*, Vol. 106, pp. 57-66. DOI: 10.1016/j.aeue.2019.04.027
- [12] Kalekar, P., Vernekar, P., Vasantha, M. H., Kumar, Y. B. N., Bonizzoni, E. 2018. A 0.5 V Low Power DT MOS OTA-C Filter for ECG Sensing Applications, pp. 2018-2021
- [13] Babacan, Y. 2018. Ultra-Low voltage-power DT MOS based full-wave rectifier, *AEU-International Journal of Electronics and Communications*, Vol. 91, pp. 18-23
- [14] Yesil, A., Konal, M., Kacar, F. 2019. A Low-Voltage Low-Power Full-Wave Rectifier Based on Dynamic Threshold Voltage MOSFET, *Journal of Nanoelectronics and Optoelectronics*, Vol. 14, No. 9, pp. 1326-1330
- [15] Uygur, A., Kuntman, H. 2013. VDTA Design and Its Application to EEG Data Processing, *Radioengineering*, Vol. 22, No. 2, pp. 458-466
- [16] Yildirim, M. 2021. Design of Low-Voltage and Low-Power DT MOS Based Analog Multiplier

- Utilizing Current Squarer, *International Journal of Electronics Letters*, Vol. 9, No. 1, pp. 1–13. DOI: 10.1080/21681724.2021.1889041
- [17] Sawigun, C., Serdijn, W. A. 2009. Ultra-low-power, class-AB, CMOS four-quadrant current multiplier, *Electronics Letters*, Vol. 45, No. 10, pp. 483–484
- [18] Kasimis, C., Psychalinos, C. 2011. 0.65 V class-AB current-mode four-quadrant multiplier with reduced power dissipation, *AEU-International Journal of Electronics and Communications*, Vol. 65, No. 7, pp. 673–677
- [19] Al-Absi, M. A., As-Sabban, I. A. 2015. A new highly accurate CMOS current-mode four-quadrant multiplier, *Arabian Journal for Science and Engineering*, Vol. 40, No. 2, pp. 551–558
- [20] Popa, C. 2013. Improved accuracy current-mode multiplier circuits with applications in analog signal processing, *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, Vol. 22, No. 2, pp. 443–447
- [21] Yildirim, M. 2021. Design of low-voltage and low-power current-mode DTMOS transistor based full-wave/half-wave rectifier, *Analog Integrated Circuits and Signal Processing*, Vol. 106, No. 2, pp. 459–465
- [22] Kaewdang, K., Fongsamut, C., Surakamponorn, W. 2003. A wide-band current-mode OTA-based analog multiplier-divider, *Proceedings of the 2003 International Symposium on Circuits and Systems*, 2003. ISCAS'03. (Vol. 1), IEEE, I–I