



## ULTRA-LOW VOLTAGE VDBA DESIGN BY USING PMOS DTMOS TRANSISTORS

Muhammed Emin BAŞAK<sup>1</sup>, Fırat KAÇAR<sup>2</sup>

<sup>1</sup>Faculty of Naval Architecture and Maritime, Yıldız Technical University, 34349, Istanbul, Turkey

<sup>2</sup>Istanbul University, Department of Electrical & Electronics Engineering, 34850, Istanbul, Turkey  
mebasak@yildiz.edu.tr, fkacar@istanbul.edu.tr

---

**Abstract:** In this study, a new ultra-low voltage and ultra-low power voltage differencing buffered amplifier (VDBA) based on dynamic threshold voltage MOS transistors (DTMOS) is proposed. A voltage mode filter configuration is also presented as an application for the proposed VDBA. This filter employed two VDBA blocks and two passive components. The total power consumption of VDBA block is found simply 6.22 nW at a 0.4 V supply voltage. The simulation results by using LTSpice Program with 0.18  $\mu\text{m}$  TSMC CMOS technology model parameters are carried out to show the performance of the proposed active device and its filter applications.

**Keywords:** VDBA, DTMOS, Low Voltage, Filter.

---

### 1. Introduction

The growing demand for ultra-low voltage (ULV), ultra-low power (ULP) and high performance electronic devices and VLSI circuits are attracting significant interest for the scientists and special markets and they have grown rapidly. Power consumption is an important criterion for the continued development of the microelectronic technology [1]. The power consumption has been concerned as a critical parameter particularly for portable electronic devices, medical electronics implant devices and battery powered devices. Dropping the power dissipation of the circuit is necessary to keep battery life much longer than usual. Reducing the power dissipation is easily and effectively possible by lowering the power supply voltage, however, dropping the supply voltage is causing some problems due to the CMOS evolution. One of them is the signal headroom becomes too small to design circuits with sufficient signal integrity and the other problem is the gate leakage [2]. These problems are hindering the designing ULV and ULP electronic devices. These problems can be fixed by using the DTMOS transistors.

Several analog signal processing and signal generation circuits have been designed by the current-mode techniques. Various number of active elements, detailed reviews are given in [3], have been proposed based on different applications. These active elements were designed with either changing the input or output terminal, or changing the control parameter as external current or voltage. These active elements were

designed by modifying, reshaping or manipulating the basic elements such as voltage feedback amplifiers, current feedback amplifiers, transconductance amplifiers and current conveyors. The literature surveys show that considerable amount of current mode filters using different type of active blocks have been proposed by several authors. These reported realizations including different active building blocks such as Current Differencing Buffered Amplifiers (CDBAs) [3–6], first generation Current Conveyors (CCI) [7–12], second generation Current Conveyors (CCII) [7–12], Operational Transconductance Amplifiers (OTAs) [13–15], Differential Voltage Current Conveyors (DVCCs) [16–18] and Current Differencing Transconductance Amplifiers (CDTAs) [3,19–24]. The Current Differencing Buffered Amplifier (CDBA) was firstly proposed by Acar and Ozoguz in 1999 [5]. The Voltage Differencing Buffered Amplifier, namely VDBA, which has low output impedance and high input impedance, is proposed in [3] as an alternative to the CDBA. The only differences between the CDBA and VDBA are the signal types of inputs. While input terminals of the VDBA are voltage, the input terminals of the CDBA are current. Fully Balanced Voltage Differencing Buffered Amplifier (FB-VDBA) was firstly published by Birolek and others in [25]. In [26], the new CMOS realization of VDBA and its filter applications was proposed. In this circuit, it needs 3V supply voltage and its power consumption is 0.97 mW.

In this study, the dynamic threshold voltage metal oxides semiconductor (DTMOS) transistors based VDBA circuit and its new filter application is proposed. The circuit can be performed by an ultra-low supply voltage 0.4 V and it is total power consumption is only 6.22 nW. The transistors have been used in weak inversion for the purpose of the

lower power consumption. Because of their well subthreshold slope characteristic, the DTMOS transistors are very desirable for working under the ultra-low voltages. It is seen from the simulation results both proposed VDBA and the filters have performed very well. The proposed DTMOS-based VDBA circuit is appropriate for ULV and ULP biomedical and analog signal processing applications.

### 2. DTMOS Based VDBA Design

Assaderaghi and others proposed the Dynamic Threshold voltage MOSFET (DTMOS) for silicon on insulator (SOI) process technology [27–29] in 1994. As shown in Figure 1 [30], the body terminal of the transistor is tied to gate terminal to generate the DTMOS whose threshold voltage utilizing the relation in Eq. 1;

$$V_{TH} = V_{TO} + \gamma(\sqrt{\phi_0 + V_{SB}} - \sqrt{\phi_0}) \quad (1)$$

where where  $\phi_0$  is the total surface band bending,  $\gamma$  is body effect coefficient,  $V_{TO}$  is the zero bias threshold voltage. The proposed DTMOS has a high threshold voltage at zero bias and low threshold voltage at  $V_{gs} = V_{dd}$ .

The threshold voltage equation is written for a long channel NMOS transistor where drain-induced barrier lowering (DIBL) effect is neglected. The DTMOS configuration does not require any additional processing steps fabrication and the gate and body of the transistor can be connected with metal contact as described in Silicon-On-Insulator (SOI) model [27]. DTMOS was proposed for obtaining excellent subthreshold characteristics at ultra-low  $V_{dd}$  [27–29]. Although PMOS transistors can be connected easily as DTMOS transistor, NMOS transistors require triple-well process which is very expensive processes to produce DTMOS transistor with their own wells. Only PMOS transistors have been used as a DTMOS in this study. Voltage headroom has been consumed over the NMOS transistors so overall performance of the proposed active device is limited. MOS transistor’s drain current is given by below Eq. (2).

$$I_D = I_s \left( \frac{W}{L} \right) \exp \left( q \frac{V_{GS} - V_{TH}}{nkT} \right) \left[ 1 - \exp \left( -q \frac{V_{DS}}{kT} \right) \right] \quad (2)$$

According to the equation high frequency applications and strong inversion operations are not possible using this circuit because the transistor will saturate in weak inversion when  $V_{DS} \geq 3kT/q$  [17]. Under some limitations, bulk-DTMOS technique can be applied to cheap standard CMOS fabrication process without additional processing steps. The transconductance  $g_m$  is described by

$$g_m = q \frac{I_D}{nkT} \quad (3)$$




Figure 1. The schematic of DTMOS transistor and its widely used symbol [30].

The Block diagrammatic representation of proposed VDBA circuit symbol is shown in Figure 2. According to the figure p and n terminals are input, z and w terminals are output. The voltage difference is realizing with the differential-input OTA. Differential input voltage is transferred to the current at the terminal z by transconductance gain and the voltage drop at the terminal z is mirrored the terminal w which is the low impedance voltage output region. OTA, voltage controlled current source, has a high differential input stages and output stage. Electrical impedance transformation from one circuit to other is provided by buffered amplifier which is connected to the OTA’s current output.




Figure 2. Block diagrammatic representation of VDBA.

The relation between terminal currents and voltages of the VDBA can be characterized by the following matrix:

$$\begin{bmatrix} I_p \\ I_n \\ I_z \\ V_w \end{bmatrix} = \begin{bmatrix} 0 & 0 & 0 \\ 0 & 0 & 0 \\ g_m & -g_m & 0 \\ 0 & 0 & 1 \end{bmatrix} \begin{bmatrix} V_p \\ V_n \\ V_z \end{bmatrix} \quad (4)$$

$V_p$  and  $V_n$  are the high-impedance voltage inputs,  $I_z$  is the high-impedance current output and  $V_w$  is the low-impedance voltage output can be noted by above matrix. The internal construction of DTMOS based ULV and ULP proposed VDBA circuit is shown in Figure 3. This active device consists of an Operational Transconductance Amplifier (OTA) and a voltage buffer. The input stage of VDBA is composed of the differential-input OTA and the voltage buffer is connected to its current output. The transistors from M1 to M9 work as the OTA and the transistors from M10 to M16 work as the buffer amplifier.

The transistors from M1 to M5 and M11 to M13 are the PMOS DTMOS. DTMOS transistors, which have

available voltage headroom, can be used efficiently under the ultra-low supply voltage of 0.4V [27–29].




Figure 3. The proposed DTMOS-based VDBA circuit.

The circuits have been simulated by using LTSpice program with TSMC CMOS 0.18 μm process parameters. Table 1 shows the aspect ratios of the transistors for the proposed VDBA circuit. Supply Voltages are  $V_{dd} = -V_{ss} = 0.2$  V and all the biasing voltages are grounded in this application ( $V_{b1} = V_{b2} = V_{b3} = 0$  V).

Table 1. MOSFET dimensions used in VDBA simulations.

Transistor	Width	Length
M <sub>1</sub> , M <sub>2</sub> , M <sub>3</sub> , M <sub>10</sub> , M <sub>11</sub>	5 μm	2 μm
M <sub>4</sub> , M <sub>5</sub> , M <sub>12</sub> , M <sub>13</sub>	300 μm	2 μm
M <sub>7</sub> , M <sub>8</sub> , M <sub>14</sub> , M <sub>15</sub>	50 μm	5 μm
M <sub>6</sub> , M <sub>9</sub> , M <sub>10</sub> , M <sub>16</sub>	100 μm	5 μm

The DC transfer characteristics of proposed VDBA input and output stages are shown in Figure 4 and Figure 5, respectively. The DC transfer characteristic of  $I_z$  against  $V_p$  for VDBA is shown in Figure 4 that is obtained when the terminal n which is the one of the input terminal is grounded. The DC transfer characteristics of  $V_z$ - $V_w$  for the VDBA is shown in Figure 5. While the lower boundary of the voltage  $V_w$  for VDBA is determined as  $V_{Wmin} = 145$  mV, the upper boundary of voltage  $V_w$  for VDBA is the positive supply voltage of the VDBA. It can be summarized that input voltage swing is between -145 mV to 200 mV under  $\pm 200$  mV supply voltages. The AC transfer characteristics of input and output stages of proposed VDBA are shown in Figure 6 and Figure 7, respectively. The transconductance of proposed active circuit's  $g_m$  is depicted in Figure 7 where it is found approximately 64 nA/V with a 3dB bandwidth of 3.66 kHz. The circuit performance of the proposed VDBA is summarized in Table 2.




Figure 4. The DC characteristic of input stage of the proposed active device.




Figure 5. The DC characteristic of output stage of the proposed active device.




Figure 6. The AC characteristic of output stage of the proposed active device.




Figure 7. The transconductance of proposed active device.

Table 2. Performance summary of the proposed VDBA

Technology	0.18µm TSMC
Supply Voltage	±200 mV
Input Voltage Range	-145 mV - +200 mV
Power Consumption	6.22 nW
Transconductance	64 nA/V
Input Impedance (n terminal)	500 GΩ
Input Impedance (p terminal)	877 GΩ
Output Impedance (z terminal)	5.26 MΩ
Output Impedance (w terminal)	205

### 3. The Filter Application of Proposed VDBA

The performance of the proposed active element was analyzed with a biquad filter application. The voltage-mode filter is illustrated in Figure 8. The filter consists of two VDBA devices and two capacitors. The capacitance values of C1 and C2 are 100 pF. The transfer function can be expressed depending on the voltage status of V1 and V2. The filter is obtained different types of filter depending on voltage status of V1 and V2. The four filter functions are summarized in Table 3.

Figure 9 shows that responses of proposed VDBA based filters such as Low-Pass Filter (LPF), High-Pass Filter (HPF), Band-Pass Filter (BPF), and Band-Reject Filter (BRF).




Figure 8. The voltage-mode filter configuration.

Table 3. The filter functions depending on the input and output status.

Input Voltage Status	Output Function
$V_1 = V_{in}, V_2=0$	$V_{o1} = \frac{V_1 \epsilon_{m1} \epsilon_{m2}}{s^2 C_1 C_2 + s \epsilon_{m2} C_1 + \epsilon_{m1} \epsilon_{m2}}$ (LPF)
$V_1 = 0, V_2= V_{in}$	$V_{o2} = \frac{V_2 \epsilon_{m2} \epsilon_{m1} C_1}{s^2 C_1 C_2 + s \epsilon_{m2} C_1 + \epsilon_{m1} \epsilon_{m2}}$ (BPF)
$V_1 = 0, V_2= V_{in}$	$V_{o1} = \frac{V_2 s^2 C_1 C_2}{s^2 C_1 C_2 + s \epsilon_{m2} C_1 + \epsilon_{m1} \epsilon_{m2}}$ (HPF)
$V_1 = V_{in}, V_2= V_{in}$	$V_{o1} = \frac{V_1 \epsilon_{m1} \epsilon_{m2} + V_2 s^2 C_1 C_2}{s^2 C_1 C_2 + s \epsilon_{m2} C_1 + \epsilon_{m1} \epsilon_{m2}}$ (BRF)




Figure 9. The simulation results of the proposed filter.

The pole frequency ( $\omega_0$ ) and the quality factor (Q) are given by Eq. (5) and Eq. (6), respectively, for all the responses;

$$\omega_0 = \sqrt{\frac{g_{m1}g_{m2}}{C_1C_2}} \quad (5)$$

$$Q = \sqrt{\frac{g_{m1}C_2}{g_{m2}C_1}} \quad (6)$$

The passive sensitivities of the pole frequency ( $\omega_0$ ) and the quality factor (Q) for the proposed configuration with respect to active and passive elements yield;

$$S_{(g_{m1})}^{(\omega_0)} = S_{(g_{m2})}^{(\omega_0)} = -S_{(C_1)}^{(\omega_0)} = -S_{(C_2)}^{(\omega_0)} = \frac{1}{2} \quad (7)$$

$$S_{g_{m1}}^Q = -S_{g_{m2}}^Q = -S_{C_1}^Q = S_{C_2}^Q = \frac{1}{2} \quad (8)$$

It is clearly observed from Eq. (7) and Eq. (8) that passive and active sensitivities of pole frequency ( $\omega_0$ ) and quality factor (Q) for the proposed configuration do not exceed unity in magnitude. Temperature is an important factor for very low frequency filters with large time constants. The temperature has been changed from 0 °C to 75 °C and results are shown in Figure 10. Output total harmonic distortion (THD) values of the proposed filter at the 100 Hz frequency with respect to the input voltage are depicted in Figure 11. The total harmonic distortion of the filter obtained is less than 2% for inputs not exceeding 50 mV peak to peak voltages as shown in Figure 11. The obtained results show that the THD remains within acceptable limits.




Figure 10. The change in the frequency depends on the temperature.




Figure 11. THD values of the proposed filter at the 100 Hz frequency.

### 5. Conclusions

In this study, DTMOS-based VDBA circuit was proposed. The proposed active circuit is able to work with 0.4 V voltage and only consuming 6.22 nW, which are suitable value for ultra-low voltage and ultra-low power operations. The proposed VDBA was tested with an application example of the filter. The LTSpice simulation results were depicted and according to simulations, both VDBA and filter have performed very well. Sensitivity analyses and percent of the total harmonic distortion has been found. The proposed active block has been worked in weak inversion area, so the working frequency is not very high. It works in low frequencies. It is believed that the proposed DTMOS based VDBA circuit and filter will be useful in the design of ULV and ULP analog signal processing applications and biomedical applications.

## 6. References

- [1] L. Benini, G. De Micheli, and E. Macii, "Designing low-power circuits: practical recipes," *IEEE Circuits Syst. Mag.*, vol. 1, no. 1, pp. 6–25, 2001.
- [2] A. Annema, B. Nauta, R. van Langevelde, and H. Tuinhout, "Analog circuits in ultra-deep-submicron CMOS," *IEEE J. Solid-State Circuits*, vol. 40, no. 1, pp. 132–143, Jan. 2005.
- [3] D. Biolek, R. Senani, V. Biolkova, and Z. Kolka, "Active elements for analog signal processing: Classification, review, and new proposals," *Radioengineering*, vol. 17, pp. 15–32, 2008.
- [4] B. Metin and O. Cicekoglu, "Voltage mode all-pass filter with a single current differencing buffered amplifier," 2008 51st Midwest Symp. Circuits Syst., pp. 734–737, Aug. 2008.
- [5] C. Acar and S. Ozoguz, "A new versatile building block: current differencing buffered amplifier suitable for analog signal-processing filters," *Microelectronics J.*, vol. 30, no. 2, pp. 157–160, Feb. 1999.
- [6] S. Özcan and H. Kuntman, "Cascadable Current Mode Multipurpose Filters Employing Current Differencing Buffered Amplifier ( CDBA )," *Int. J. Electron. Commun.*, vol. 56, no. 2, pp. 67–72, 2002.
- [7] J. W. Horng, "Voltage/current-mode universal biquadratic filter using single CCII+," *Indian J. Pure Appl. Phys.*, vol. 48, pp. 749–756, 2010.
- [8] N. B. El Feki, S. Ben Salem, D. S. Masmoudi, and N. Derbel, "Optimization of a rail to rail low voltage CCII for active filter applications," in *International Conference on Design and Technology of Integrated Systems in Nanoscale Era, DTIS'08*, 2008.
- [9] I. Eldbib and V. Musil, "Self-cascode current controlled CCII based-tunable band pass filter," in *Proceedings of the 18th International Conference Radioelektronika 2008*, 2008.
- [10] F. Yucel and E. Yuce, "CCII based more tunable voltage-mode all-pass filters and their quadrature oscillator applications," *AEU - Int. J. Electron. Commun.*, vol. 68, pp. 1–9, 2014.
- [11] A. Ben Saied, S. Ben Salem, and D. S. Masmoudi, "Low voltage high frequency CCII based multifunction filters and chaos generator," *Asian J. Appl. Sci.*, vol. 4, pp. 603–617, 2011.
- [12] J. J. J. Jiang, Y. H. Y. He, and J. W. J. Wu, "Universal current-mode filter with three inputs using CCII+," *ASICON 2001. 2001 4th Int. Conf. ASIC Proc. (Cat. No.01TH8549)*, 2001.
- [13] J. Chen, E. Sánchez-Sinencio, and J. Silva-Martinez, "Frequency-dependent harmonic-distortion analysis of a linearized cross-coupled CMOS OTA and its application to OTA-C filters," *IEEE Trans. Circuits Syst. I Regul. Pap.*, vol. 53, pp. 499–510, 2006.
- [14] X. Zhang and E. I. El-Masry, "A novel CMOS OTA based on body-driven MOSFETs and its applications in OTA-C filters," *IEEE Trans. Circuits Syst. I Regul. Pap.*, vol. 54, pp. 1204–1212, 2007.
- [15] S. V. Thyagarajan, S. Pavan, and P. Sankar, "Active-RC filters using the Gm-assisted OTA-RC technique," in *IEEE Journal of Solid-State Circuits*, 2011, vol. 46, pp. 1522–1533.
- [16] A. M. Soliman, "Active Circulator Circuits Using OA, CCII, CFOA and DVCC," *Journal of Circuits, Systems and Computers*, vol. 18, pp. 629–645, 2009.
- [17] T. M. Hassan and S. A. Mahmoud, "New CMOS DVCC realization and applications to instrumentation amplifier and active-RC filters," *AEU - Int. J. Electron. Commun.*, vol. 64, pp. 47–55, 2010.
- [18] S. Minaei and C. Temizyurek, "Dual input all-pass filter using DVCC," *SCS 2003. Int. Symp. Signals, Circuits Syst. Proc. (Cat. No.03EX720)*, vol. 2, 2003.
- [19] F. Kaçar and M. Başak, "A New Mixed Mode Full-Wave Rectifier Realization With Current Differencing Transconductance Amplifier," *J. Circuits, Syst. Comput.*, vol. 23, no. 7, p. 15 pages, Aug. 2014.
- [20] F. Khateb and D. Biolek, "A Novel Current-Mode Full-Wave Rectifier Based on One CDTA and Two Diodes," vol. 19, no. 3, pp. 437–445, 2010.
- [21] W. Tangsrirat, T. Pukkalanun, P. Mongkolwai, and W. Surakamponorn, "International Journal of Electronics and Communications ( AEU ) Simple current-mode analog multiplier , divider , square-rooter and squarer based on CDTAs," *AEUE - Int. J. Electron. Commun.*, vol. 65, no. 3, pp. 198–203, 2011.
- [22] E. Engineering, "A new , improved CMOS realization of CDTA and its," vol. 19, no. 4, pp. 631–642, 2011.
- [23] C. Tanaphatsiri, W. Jaikla, and M. Siripruchyanun, "A current-mode wheatstone bridge employing only single DO-CDTA," *APCCAS 2008 - 2008 IEEE Asia Pacific Conf. Circuits Syst.*, pp. 1494–1497, Nov. 2008.
- [24] W. Tangsrirat and T. Pukkalanun, "Structural generation of two integrator loop filters using CDTAs and grounded capacitors," *Int. J. Circ. Theor. Appl.*, no. July 2009, pp. 31–45, 2011.
- [25] V. Biolkova, Z. Kolka, and D. Biolek, "Fully balanced voltage differencing buffered amplifier and its applications," in *Midwest Symposium on Circuits and Systems*, 2009, pp. 45–48.
- [26] F. Kacar, A. Yesil, and A. Noori, "New CMOS realization of voltage differencing buffered amplifier and its biquad filter applications," *Radioengineering*, vol. 21, no. 1, pp. 333–339, 2012.
- [27] F. Assaderaghi, D. Sinitzky, S. a. Parke, J. Bokor, and P. K. Ko, "Dynamic threshold-voltage MOSFET (DTMOS) for ultra-low voltage VLSI," *IEEE Trans. Electron Devices*, vol. 44, no. 3, pp. 414–422, Mar. 1997.
- [28] F. Assaderaghi, D. Sinitzky, S. Parke, J. Bokor, and P. K. Ko, "A dynamic threshold voltage MOSFET (DTMOS) for ultra-low voltage operation," *Proc. 1994 IEEE Int. Electron Devices Meet.*, pp. 809–812, 1994.
- [29] F. Assaderaghi, "DTMOS: its derivatives and variations, and their potential applications," *ICM 2000. Proc. 12th Int. Conf. Microelectron. (IEEE Cat. No.00EX453)*, pp. 9–10, 2000.
- [30] A. Uygur and H. Kuntman, "VDTA Design and Its Application to EEG Data Processing," *Radioengineering*, vol. 22, no. 2, pp. 458–466, 2013.



**M. Emin Başak** He received his B.Sc., M.Sc., and Ph. D. degrees from Istanbul University in all in Electrical and Electronics Engineering 2005, 2008, 2014, respectively. Başak has performed research from 2007 to 2008 in l'ESIGELEC, IRSEEM Institutes, Rouen, France. He is currently an Assistant Professor at Faculty of Naval Architecture and Maritime at the Yildiz Technical University. His general research interests modelling, simulation of electronic devices and electronic circuits.



**Fırat Kaçar** He received his B.Sc., M.Sc. and Ph.D. degrees from Istanbul University in all in Electrical and Electronics Engineering 1998, 2001 and 2005. He is currently Professor at the Electrical and Electronics Engineering Department of Istanbul University. His current research interests include analog circuits, active filters, synthetic inductors; CMOS based circuits' electronic device modeling and hot-carrier effect of MOS transistors. He is the author or co-author of about 70 papers published in scientific journals or conference proceedings.