

Analysis of Hybrid Multilevel Inverters Using a Reduced Voltage Stress Switch

Ebrahim Salary, Mohamad Reza Banaei and Ali Ajami

*Department of Electrical Engineering, Azarbaijan Shahid Madani University, Tabriz, Iran.
e-mail: salari@azaruniv.edu, m.banaei@azaruniv.edu, ajami@azaruniv.edu*

Abstract: In this paper, a new multilevel inverter topology using a reduced number of switches, insulated gate driver circuits and voltage standing on switches is proposed. The presented topology is a hybrid modular multilevel inverter. The operation of the proposed inverter is the same as the conventional three-level inverter. The proposed converter creates positive and zero voltages in phase. The proposed topology combines a three-phase inverter and sub single phase-units. This topology can be used as symmetric and asymmetric converter. One algorithm for determining the magnitudes of DC voltage sources has been presented in the asymmetric state. The validity of the analysis has been proved by simulation and experimental results with a laboratory prototype.

Keywords: Power electronics, energy conversion, multilevel inverter, device reduction.

1. Introduction

In the recent years, many different multilevel inverter topologies and a wide variety of applications have been developed [1–4]. Three multilevel inverter topologies are commonly used, which are the neutral point diode clamped; flying capacitor and the cascaded H-bridge. The multilevel inverter topologies can be used in energy conversion. The power conversion interface is important to load or grid-connect distributed power generation systems.

The cascaded H-bridge multilevel inverter (CHB) combines single-phase inverters. This structure needs low-voltage components to output medium and high voltage levels. Using semiconductors with low peak inverse voltage is a main advantage of CHB. Furthermore, CHB has a high modularity degree. The CHB can be operated as symmetric and asymmetric converter [5-7]. The symmetric CHB makes use of equal DC voltage sources while asymmetric CHB inverters use DC voltage sources with unequal values. The asymmetric

topology provides a good opportunity to increase the number of levels with reduced total harmonic distortion (THD). Furthermore, the number of voltage levels is maximized when the value of DC voltages form a geometric progression with a factor of three.

One clear disadvantage of the multilevel inverter is the great number of power semiconductor switches needed. Each switch requires a related gate driver and protection circuits. This may lead to the overall system being more expensive and complex. Therefore, in practical implementations, decreasing the number of switches and gate driver circuits is very important. In recent years, new topologies of symmetrical and asymmetrical multilevel inverters have been investigated to increase the number of levels with a small number of switches and gate driver circuits [7-12]. A new multilevel converter topology, which can synthesize all possible additive and subtractive combinations of input DC levels in the output voltage waveform with fewer power electronic switches has been introduced in [12]. The operation of this topology is identical to the asymmetrical CHB with factor of three. This topology produces nine levels by eight switches.

Another disadvantage of multilevel inverters is that the small voltage levels are typically produced by isolated voltage sources or a bank of series capacitors. Isolated voltage sources may not always be readily available and series capacitors require a voltage balancer circuit [13, 14].

This paper presents a new three-phase multilevel inverter topology based on the three-level inverter configuration. In fact, the proposed converter produces positive levels only in phase. This inverter increases the number of output voltage levels by using a minimum number of power switches and driver circuits. Finally, experimental results obtained from the three phase inverter confirm the correct performance of the proposed topology in generating the voltage levels.

2. Multilevel Inverter

Figure 1 shows the power circuit of the proposed three-phase multilevel inverter. In this inverter, each phase consists of series-connected basic units. Based on the desired value of the output voltage, the number of output voltage levels, and the voltage stress of switches, a number of basic units is used in series. Figure 2 shows the basic unit. In the proposed structure, the DC sources that are marked as V_1 are used for all phases.

As Figure 2 shows, the proposed basic unit consists of two DC voltage sources, one bidirectional switch (T_{2a}) and two unidirectional switches (T_{1a} and T_{3a}). The basic unit is able to produce three voltage levels (two positive levels and one zero level) at the output. In any

time instant, only one switch is turned on. Switches cannot be ON simultaneously to avoid the occurrence of short circuits across the DC sources. The output voltage levels of the basic unit based on switching patterns are described as:

If the switch T_{1a} is ON, $V_{O1} = 0$.

If the switch T_{2a} is ON, $V_{O1} = V_1$.

If the switch T_{3a} is ON, $V_{O1} = 2V_1$.

As Figure 1 shows, the new cascaded multilevel inverter can be made by a series connection of n basic units. The phase voltage of the proposed inverter is equal to adding the output voltage of each unit and it can be written as follows:

$$V_{OA} = V_{OA1} + V_{OA2} + \dots + V_{OAn}, \quad (1)$$

where n is the number of series connected basic units in any phase.




FIGURE 1. Power circuit of the proposed three-phase multilevel inverter.




FIGURE 2. Basic unit.

In the proposed multilevel inverter, in three-phase, the number of switches (N_{sw}), driver circuits (N_{driv}) and DC voltage sources (N_s) is calculated as:

$$N_{sw} = 9n \tag{2}$$

$$N_{driv} = 9n \tag{3}$$

$$N_s = 6n - 4 \tag{4}$$

The bidirectional switches include two IGBTs or MOSFETs with two anti-parallel power diodes [15]. The cost of the switch depends on its voltage rating. In the proposed basic unit, the voltage stress of bidirectional switches is half of the voltage stress of unidirectional switches and the voltage stress of IGBTs or MOSFETs in bidirectional switches is equal to a quarter of the IGBTs or MOSFETs of unidirectional switches. One driver circuit is used in the bidirectional switch if a switch with a common emitter configuration is used. Therefore, the number of driver circuits for the bidirectional switches is the same as that of the unidirectional switches in the basic unit.

The proposed converter acts as symmetric and asymmetric multilevel inverter. In the following, two methods are introduced for determining the amplitude of the DC voltage sources, which are synthesized in the proposed topology.

In the symmetric topology, the magnitude of all DC voltage sources is equal [7]. The maximum number of levels (m_{ph}) of the phase voltage is given by:

$$m_{ph} = 2n + 1 \tag{5}$$

The maximum number of levels (m_{LL}) of the phase to phase voltage is given by:

$$m_{LL} = 4n + 1 \tag{6}$$

Let $V_1 = V_2 = \dots = V_n = \frac{V_{dc}}{2}$. Then, the maximum output positive voltage of each phase is:

$$V_{AO\max} = nV_{dc} \quad (7)$$

In the proposed symmetric multilevel inverter, the voltage stress of bidirectional (VS_{bisw}) and unidirectional switches (VS_{unisw}) is calculated as follows:

$$VS_{bisw} = \frac{V_{dc}}{2} \quad (8)$$

$$VS_{unisw} = V_{dc} \quad (9)$$

In this part, the working principle of the proposed converter is explained with the help of the inverter that is shown Figure 3. Figure 3 shows the proposed converter that comprises two units in any phase.

Table 1 shows the ON switches look-up table of the 5-level proposed converter. In this study, $V_1=V_2=V_{dc}/2$. To obtain any desired voltage level, two switches need to be ON simultaneously as observed from Table 1. The structure and operation of other phases is the same as phase A. The only differences are the phase angles of the switching signals. In this work, the fundamental frequency switching technique has been used [16]. Figure 4 shows the operation of the symmetric proposed multilevel inverter. This structure generates five voltage levels in the output phase. Figure 4(a) shows the output voltage of the units. Each unit generates a quasi-square waveform. Figure 4(b) reveals the phase output voltages (V_{ph}). Figure 4(c) shows the phase to phase voltage. This voltage has nine levels. The voltages of switches are shown in Figure 5. These figures verify (8) and (9). The dv/dt of switches in units is half of the DC voltage of each unit.




FIGURE 3. Proposed converter with two units in any phase.

Table 1: Look-up table of the 5-level inverter.

Level	0	$\frac{V_{dc}}{2}$	V_{dc}	$3\frac{V_{dc}}{2}$	$2V_{dc}$
ON switches	T_{1a}, T_{4a}	T_{2a}, T_{4a}	T_{3a}, T_{4a}	T_{3a}, T_{5a}	T_{3a}, T_{6a}

Let $V_1=V_2=20$ V. Figure 6 illustrates the harmonic content of the phase to phase voltage of the symmetric inverter. For this case, the THD value of the symmetric inverter is measured as 11.19%.




FIGURE 4. Operation of the multilevel inverter in symmetric state (a) output voltage of the units (b) phase voltages (c) phase to phase voltage.




FIGURE 5. The switch voltages.




FIGURE 6. Harmonic content of the proposed symmetric inverter.

The asymmetric topology produces higher voltage levels than the symmetric topology while they have same number of components in their structures [11-13]. In asymmetric topologies, determining the value of the DC voltage sources has the most consequential influence in increasing the number of generated output voltage levels.

In the proposed topology, different algorithms to determine the value of the used DC voltage sources can be proposed. In the following, one method for determining the values of the DC voltage sources which is used in the proposed multilevel inverter is analyzed.

The second method for determining the values of the DC voltage sources is the trinary method. The values of the DC sources in each basic unit are calculated as:

$$V_i = 3^{(i-1)} \frac{V_{dc}}{2} \quad i = 1, 2, \dots, n \quad (10)$$

The number of phase and phase to phase voltage levels is given by:

$$m_{ph} = 3^n \quad (11)$$

$$m_{LL} = 2 * 3^n - 1 \quad (12)$$

The maximum output voltage of each phase is:

$$V_{AO \max} = \frac{(3^{(n-1)} - 1)}{2} V_{dc} \quad (13)$$

The voltage stress of the switches in different units is given as:

$$VS_{bisw,i} = V_i \quad i = 1, 2, \dots, n \quad (14)$$

$$VS_{uniswi} = 2V_i \quad i = 1, 2, \dots, n \quad (15)$$

To study the asymmetric multilevel inverter, let $V_1=V_{dc}/2$ and $V_2=3V_{dc}/2$. Table 2 shows the ON switches look-up table of the 9-level asymmetric proposed inverter.

Table 2: Look-up table of the 9-level converter.

Level	0	$\frac{V_{dc}}{2}$	V_{dc}	$3\frac{V_{dc}}{2}$	$2V_{dc}$	$5\frac{V_{dc}}{2}$	$3V_{dc}$	$7\frac{V_{dc}}{2}$	$4V_{dc}$
ON switches	T _{1a} , T _{4a}	T _{2a} , T _{4a}	T _{3a} , T _{4a}	T _{1a} , T _{5a}	T _{2a} , T _{5a}	T _{3a} , T _{5a}	T _{1a} , T _{6a}	T _{2a} , T _{6a}	T _{3a} , T _{6a}

Figure 7 shows the operation of the proposed multilevel inverter in the asymmetric state. This structure generates nine voltage levels in the output phase and seventeen levels in the output phase to phase. The switch voltages are shown in Figure 8. These figures verify (14) and (15). Let $V_1=10$ V and $V_2=30$ V. The harmonic content of V_{AB} is shown in Figure 9 that features a 6.78% THD close to that obtained in the simulation.




Figure 7. Operation of the multilevel inverter in the asymmetric state (a) output voltage of the units (b) phase voltages (c) phase to phase voltage.




FIGURE 8. The switch voltages.




FIGURE 9. Harmonic content of the proposed symmetric inverter.

The proposed topology requires multiple DC voltage sources and this is main disadvantage of the proposed topology. However, in energy conversion, it may be attainable such as power conversion of photovoltaic system or fuel cells [18]. In order to reduce the number of DC voltage sources in the proposed structure, two DC voltage sources in each unit can be replaced by one DC voltage source and two capacitors. Figure 10 shows the proposed topology that uses voltage divider capacitors.

The main aim of introducing the multilevel inverter is increasing the number of output voltage levels while using fewer power electronic components. A reduction of the power electronic devices such as semiconductor switches (IGBTs or MOSFETs) reduces the number of driver and protection circuits. Figure 11 shows a comparison between the proposed inverter, CHB and the proposed inverter in [7] in the symmetric state. The proposed converter needs fewer switches than CHB but the number of switches is higher than that of the proposed inverter in [7] at a large number of voltage levels. Another important problem in inverters is the ratings of semiconductor switches. In other word, switches with high voltage and current ratings have a higher cost than switches with low voltage and current ratings. For the proposed topology with voltage divider capacitors, the number of DC voltage sources is calculated as:

$$N_s = 3n - 2 \quad (16)$$

converter in [12] generates fifteen levels by using twelve switches in the asymmetric state in one phase. It is seen that the device count is significantly reduced for the proposed topology in asymmetric state.

Table 3: Descriptions of the selected topologies for comparison.

Number of	Symmetric of [19]	Asymmetric of [19]	Symmetric of [20]	Asymmetric of [7, 20]
Voltage levels	$2n + 1$	$3n + 1$	$2n + 1$	$2^{n+1} - 1$
switches	$(2n + 4)$	$(2n + 4)$	$(2n + 2)$	$(2n + 4)$
on state switches	$(n + 1)$	$(n + 1)$	$(n + 2)$	$(n + 2)$




FIGURE 11. The proposed topology for the multilevel inverter in [20].




FIGURE 12. Compares the number of power electronic switches in the proposed multilevel inverter and the cascaded inverter in [7] (a) symmetric state and (b) asymmetric state.

Another problem in the multilevel inverters is the on-state voltage drop of switches. In CHB, for a n cascaded unit, $2n$ switches need to conduct simultaneously to obtain any output level. In the proposed topology, however, only n switches need to conduct to obtain a given level. The on-state voltage drop affects the conduction losses [17]. The energy losses depend on the voltage that the switch needs to block. To calculate the total losses, a typical switch is first considered, and individual losses are then added to obtain the total losses of the inverter. Reduction of the number of switches and using switches with low stress voltage reduces losses of inverters.

4. Experimental Results

In this section, the presentation of the proposed multilevel inverter is proven by using the lab prototype results of five and nine level inverters. The proposed topology consists of two series connected basic units in each phase as shown in Figure 3. A prototype of the proposed topology is implemented according to one shown in Figure 13.



Figure 13. A prototype of the proposed topology.

The prototype inverter was built using BUP403 (600 V, 42A) IGBTs as switching devices and IRS2113 as IGBT driver. The DSPSM320F28335 is used as microcontroller. Multi winding transformer and diode rectifiers create the power supply of switches. The diode rectifiers are GBU-808. The load is an RL load ($R=55 \Omega$ and $L=72 \text{ mH}$).

4.1. Symmetric State

In the symmetric state, the magnitude of the DC voltage sources is 20 V. The proposed inverter is able to generate five levels with the maximum amplitude of 80 V at the output. Figure 14 and 15 shows the measured output voltage. The look-up table of the 5-level proposed converter has been shown in Table 1. Figure 14 shows the voltage of the basic units. These voltages are three level voltages. Figure 15(a) shows the phase voltages. The phase to

phase voltage (V_{AB}) is shown in Figure 15(b). The harmonic content of V_{AB} is the same as in Figure 6.




FIGURE 14. Voltage of the basic units (a) V_{AO1} (b) V_{AO2} .




FIGURE 15. Measured output voltages in the symmetric state (a) phase voltages (b) phase to phase voltage (V_{AB}).

4.2. Asymmetric State

The magnitude of its DC voltage sources are determined by using the proposed algorithm in the asymmetric state. The value of the used DC voltage sources in the first unit is considered as 10 V and in the second unit will be 30 V. Figure 16 shows the output voltage of the basic units. The values of the maximum voltage of the basic units are not equal. Figure 17(a) shows the output phase voltage that is the sum of the basic units' voltage. The phase to phase voltage

is shown in Figure 17(b). The phase to phase voltage (V_{AB}) has seventeen levels. The harmonic content of V_{AB} is the same as in Figure 9.




FIGURE 16. Voltage of the basic units (a) V_{A01} (b) V_{A02} .




FIGURE 17. Measured output voltages in the asymmetric state (a) phase voltages (b) phase to phase voltage (V_{AB}).

5. Conclusions

In this paper, a new and innovative symmetric and asymmetric topology is proposed for multilevel inverters. A reduced number of switches and gate driver circuits is the main feature of the proposed topology. The operation of the proposed inverter is the same as the conventional three-level inverter. The proposed converter creates a staircase voltage. Two different algorithms to determine the magnitude of the DC voltage sources are proposed in

symmetric and asymmetric states. Comparisons among CHB, the proposed inverter and some of the novel topologies show the significant advantages of the proposed topology. The symmetric 5-level and asymmetric 9-level topologies based on the proposed topology are simulated in the MATLAB/SIMULINK software and implemented experimentally to confirm the high performance of the proposed topologies.

References

- [1] G. Konstantinou, S. Pulikanti, M. Ciobotaru, V. Agelidis, and K. Muttaqi, "The seven-level flying capacitor based ANPC converter for grid integration of utility-scale PV systems," in *Proc. IEEE PEDG, Aalborg, Denmark*, (2012), 592–597.
- [2] S. R. Pulikanti, G. Konstantinou, and V. G. Agelidis, "Hybrid Seven-Level Cascaded Active Neutral-Point-Clamped-Based Multilevel Converter Under SHE-PWM," *IEEE Trans. Indust. Electron.*, **60**(11), (2013), 4794–4804.
- [3] G. Buticchi, E. Lorenzani, and G. Franceschini, "A Five-Level Single-Phase Grid-Connected Converter for Renewable Distributed Systems," *IEEE Trans. Indust. Electron.*, **60**(3), (2013), 906–918.
- [4] J. Chavarria, D. Biel, F. Guinjoan, C. Meza, and J. Negroni, "Energy Balance Control Of PV Cascaded Multilevel Grid-Connected Inverters Under Level-Shifted and Phase-Shifted PWMs," *IEEE Trans. Indust. Electron.*, **60**(1), (2013), 98–111.
- [5] D. Zambra, C. Rech, and J. Pinheiro, "Comparison of Neutral-Point Clamped, Symmetrical, and Hybrid Asymmetrical Multilevel Inverters," *IEEE Trans. Ind. Electron.*, **57**(7), (2010), 2297–2306.
- [6] J. Pereda and J. Dixon, "High-frequency link: A Solution for Using only one DC Source in Asymmetric Cascaded Multilevel Inverters," *IEEE Trans. Ind. Electron.*, **58**(9), (2011), 3884–3892.
- [7] E. Babaei and S. H. Hosseini, "New Cascaded Multilevel Inverter Topology with Minimum Number of Switches," *Energy Convers. Manage.*, (2009), **50**(11), 2761–2767.
- [8] J. Ebrahimi, E. Babaei, and G. B. Gharehpetian, "A New Multilevel Converter Topology with Reduced Number of Power Electronic Components," *IEEE Trans. Ind. Electron.*, **59**(2), (2012), 655–667.
- [9] E. Babaei, A. Dehqan, M. Sabahi, "A New Topology for Multilevel Inverter Considering its Optimal Structures," *Electric Power Systems Research*, **103**, (2013), 145–156.
- [10] J. M. Shen, H. L. Jou, J. C. Wu, K. D. Wu, "Five-Level Inverter for Renewable Power Generation System," *IEEE Trans. on Energy Conversion*, **28**(2), (2013), 257–266.
- [11] J. Ch. Wu, and Ch. W. Chou, "A Solar Power Generation System With a Seven-Level Inverter," *IEEE Trans. Power. Electron.*, **29**(7), (2014), 3454–3462.
- [12] K. K. Gupta S. Jain, "Topology for Multilevel Inverters to Attain Maximum Number of Levels From Given DC Sources," *IET Power Electron.*, **5**(4), (2012), 435–446.

- [13] S. Laali, E. Babaei, and M. B. Bannae Sharifian, "A New Basic Unit for Cascaded Multilevel Inverters with the Capability of Reducing the Number of Switches," *Journal of Power Electronics*, **14**(4), (2014), 671-677.
- [14] K. Hasegawa and H. Akagi, "Low-Modulation-Index Operation of a Five-Level Diode-Clamped PWM Inverter With a DC-Voltage-Balancing Circuit for a Motor Drive," *IEEE Trans. Power Electron.*, **27**(8), (2012), 3495-3504.
- [15] L. Empringham, P.W. Wheeler, J. C. Clare, "Bi-directional Switch Current Commutation for Matrix Converter Applications," in: *Proceedings of the PEMC98, Prague*, September, (1998), 242-247.
- [16] Z. Du, L. M. Tolbert, J. N. Chiasson, "Active Harmonic Elimination for Multilevel Converters," *IEEE Trans. Power. Electron.*; **21**(2) , (2006), 459-469.
- [17] S. Rohner, S. Bernet, M. Hiller, and R. Sommer, "Modulation, Losses, Semiconductor Requirements of Modular Multilevel Converters," *IEEE Trans. Indus. Electron.* , **57**(8), (2010), 2633-2642.
- [18] M. Hamzeh, A. Ghazanfari, H. Mokhtari, H. Karimi, "Integrating Hybrid Power Source Into an Islanded MV Microgrid Using CHB Multilevel Inverter Under Unbalanced and Nonlinear Load Conditions," *IEEE Trans. Energy Convers.*, **28**(3), (2013), 643-651.
- [19] A. Ajami, M. R. J. Oskuee, A. Mokhberdoran, and A. Van den Bossche, "Developed Cascaded Multilevel Inverter Topology to Minimise The Number Of Circuit Devices and Voltage Stresses of Switches," *IET Power Electronics*, **7**, (2014), 459-466.
- [20] M. R. Banaei, M. R. Jannati Oskuee, and H. Khounjahan, "Reconfiguration of Semi-Cascaded Multilevel Inverter to Improve Systems Performance Parameters," *IET Power Electronics*, **7**, (2014), 1106-1112.
- [21] K. K. Gupta and S. Jain, "A Novel Multilevel Inverter Based on Switched DC Sources," *IEEE Trans. Ind. Electron.*, **61**, (2014), 3269-3278.