A LOGISTIC MAP RUNGE KUTTA-4 SOLUTION FOR FPGA USING FIXED POINT REPRESENTATION

EMRE GUNGOR, ENVER CAVUS, AND IHSAN PEHLIVAN

Abstract. Logistic map can show simple chaotic behavior pattern. Chaotic patterns with their irregularity and unpredictability properties are often used for random number generation and encryption. Hence, simple implementation of logistic map with chaotic behavior is studied on how to solve differential equations with Runge Kutta Order-4 on FPGA and compared with floating point and fixed point representations. In the study, the logistic map equation is modeled with Verilog hardware description language and system is simulated using ModelSim and MATLAB environment. This paper reveals fundamental chaotic pattern implementation using logistic map to obtain unpredictable results on FPGA using fixed point number representation. Experimental results confirm both Verilog and MATLAB implementation produce same results. The results obtained from system in different generations can be converted to fixed point numeric values with an error margin. Error margin changes based on bit-length of fixed point number representation design.

Keywords: Logistic Map, Chaos, FPGA, Verilog

1. INTRODUCTION

Chaotic systems are a sub-type of nonlinear dynamical systems. Logistic map is a widely known tool for analyzing chaotic situations since it can create chaotic behavior that is seen at bifurcation diagram. Using these chaotic pattern, generalized logistic map system solution and chaotic field implementation becomes important for applications such as image encryption [1, 2].

Field Programmable Gate Arrays (FPGAs) provide a flexible and fast implementation technique for complex logical circuits. Nowadays, chaotic applications have been implemented using FPGAs; the chaotic pseudo random number generator on FPGA can be given as an example [3, 4]. Synthesized Lorenz chaotic system using FPGA can be given as another example [5]. Also chaotic equations are used in telecommunication for applications such as data stream encryption [6].
2. Fixed & Floating Point Logistic Map Representations

Logistic map term describes logistic growth of population under limited resources and environmental conditions [7]. Logistic Map variable definitions under these conditions are defined as follows:

- Using growth rate term: \( r(1-x_n) \)
- For small \( x_n \) growth rate: \( r \)
- For large \( x_n \) growth rate: \( 0 \)

So for population estimation in logistic map from generation \( n \) to \( n+1 \), the equation becomes as:

\[
X_{n+1} = r.X_n.(1 - X_n)
\]  

(2.1)

Logistic map, in chaos is an example of how complex behavior can arise from simple polynomial equations. With this example, modelling of more complex chaotic systems can be achieved with small changes.

\[\text{Figure 1. } r = 1, \text{ logistic map solution for fixed and floating point.} \]

The logistic map equation produces fixed results within prediction domain of growth as shown in Figure 1. However, if parameter \( r \) changes the equation behavior becomes unpredictable (chaotic state) which can be seen in bifurcation diagram. Initial condition of \( x \) value, \( x_0 \) taken as 0.125 in all logistic map equations for this study. Double bit-length representation of initial input values can easily be converted in binary format using floating and fixed point binary number representations.
When $r$ value reaches to near 3.8 in logistic map, the outputs become unpredictable as it can be seen in Figure 2, so in that area output values becomes chaotic as shown in Figure 3.

A chaotic structure exists in Figure 2 and Figure 3, however, fixed and floating point format outputs becomes different because of fractional storage capability which creates errors margin; hence, choosing number representation and error magnitude is important when constructing a digital circuit for chaotic attractors. In Figure 4, generation changes can be seen and this type of change as $r = 3.4$ is the same in both floating and fixed point number representations.
In Figure 5, 2-cycle outputs can be seen as in bifurcation diagram. This yields predictable outcome and this r values cannot be used in chaotic applications so the design only should include chaotic fields where $r \leq 3.75$ that chaotic behavior can be seen. In this study a model is coded using Verilog, and simulated using ModelSim-XE using parameter $r = 4$. In modelling using Verilog without any predefined structures, different sources are studied to understand concepts of FPGA design with their applications [8,9].
3. Differential Solution

3.1. Runge Kutta Order-4. Runge-Kutta methods are important in numerical analysis as typical differential equations. In this study, Runge-Kutta Order-4 differentiation method is used for more accurate approximation. This approach required a lot of space than a simpler method to implement. However, if more accurate solutions are needed, then this method produces better outputs for chaotic system implementations. The logistic map is a test case for system usage on chaotic applications. More simple differential methods can also be used for comparison purposes, however in this case error rate increases. Differential equations are important solution methods for solving different chaotic attractors to obtain accurate results. As a result, Runge Kutta order 4 (RK-4) is widely used for different chaotic attractors. If less accuracy is needed simpler method can be used as differential solution. RK-4 method can be implemented using the following equations:

\[ \frac{dy}{dt} = f(t, y) \quad y(t_0) = y_0 \]  

\[ y_{n+1} = y_n + \frac{1}{6}(k_1 + 2k_2 + 2k_3 + k_4) \]

\[ t_{n+1} = t_n + h \]

In logistic map, time variable \( t \) is shown in Equation (3.3) indicates that each generation is going to be re-calculated. The symbol \( h \) shows the time change normally, and generation in logistic map case. The \( k \) values are calculated using the Equation (3.4), and then placed into Equation (3.2).

\[ k_1 = hf(t_n, y_n) \]

\[ k_2 = hf(t_n + 1/2h, y_n + 1/2k_1) \]

\[ k_3 = hf(t_n + 1/2h, y_n + 1/2k_2) \]

\[ k_4 = hf(t_n + h, y_n + k_3) \]

3.2. RK-4 Implementation in Matlab and ModelSim. In MATLAB, RK-4 method is derived from numerical integration equations manifesto [10, 11]. The MATLAB solutions are taken in the form of floating point number representations since no quantization is needed. However, on fixed point implementation RK-4 method quantization is necessary at all calculation steps. RK-4 algorithm is used for differential solution since chaos is sensitive to each iteration on generations. FPGA synthesis stage complexity and simplicity should be primarily considered. If behavioral model is used during implementation, data range should be explicitly specified.
4. Fixed Point Implementation

Fixed point implementation approach is selected at logical design. In fixed point approach, arithmetic operations are handled separately at different modules. During the design phase, basic logistic map is implemented in modular fashion for hiding the details at each individual modules. Rounding in fixed point format is implemented to obtain more accurate solution.

Fixed point number representation is used at Verilog implementation, and IEEE-754 format is used on MATLAB simulations for floating point numbers to model logistic map function. A quantization function is also defined to match Verilog and MATLAB models.

Verilog implementation results of floating point logistic map model is shown in Figure 7. Table 1 depicts floating point and fixed point number outputs for each generation in Verilog model.
The solution does not need to be reconsidered for calculations in floating point format. However, in Verilog dynamically changing the length affects the calculations, especially in multiplication. For that reason, the data length needed to be reduced even some data loss occurs.

**Table 1. Floating point to fixed point conversion**

<table>
<thead>
<tr>
<th>Generation</th>
<th>Floating Point</th>
<th>Fixed Point</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0.1250</td>
<td>536870912</td>
</tr>
<tr>
<td>2</td>
<td>0.4375</td>
<td>1879048192</td>
</tr>
<tr>
<td>3</td>
<td>0.9844</td>
<td>4227858432</td>
</tr>
<tr>
<td>4</td>
<td>0.0615</td>
<td>264241152</td>
</tr>
<tr>
<td>5</td>
<td>0.2310</td>
<td>991936512</td>
</tr>
</tbody>
</table>

Fixed point logistic map model in Figure 6 creates some error on different formats. Integer and fraction parts on fixed point determine change on difference between floating and fixed model output value changes. Thus, scaling is important factor on error estimation and it needs to be modelled on this error constraints.

In lower $r$ values in logistic map, usage of floating and fixed point representations yields same outputs, however chaotic states creates different outputs because of the accuracy changes. So system response become different for fixed point number representation model.
4.1. **Simulation on Matlab and Verilog codes.** Fixed point Verilog code behavior and floating point representation differs on chaotic levels of logistic map during simulation. The difference is shown in Figure 8 of these two representations.

![Logistic map floating & fixed number difference in chaotic state.](image)

**Figure 8.** Logistic map floating & fixed number difference in chaotic state.

4.2. **Simulation on Matlab and Verilog codes.** Verilog modules for Logistic Map calculation consists calculation modules for sum, difference, multiplication and module for differential calculations. Finite state machine (FSM) is used to cover all possible input and register changes to calculate results.

In Verilog implementation, bit length taken as specific default value to calculate. In fixed numbering, fraction and integer parts are taken as total 36-bit and 1-bit sign extension to represent negative values. Taking different bit lengths to represent formats other than 16 and 32 bits is to study the system outputs and accuracy on different bit scale and effects on the system. Representation of number formats change system output. Hence error margin in design should also be taken into account when realizing the system on FPGA. In Figure 9, Verilog and Matlab implementation results can be seen in fixed point format. To compare system outputs, Kdiff3 software is used [12].
5. Conclusion

Verilog implementation of the Logistic Map simulation using fixed point number representation as 16-bit mantissa and 16-bit fraction part gives the same results as in computer simulation. Figure 9 shows MATLAB and Verilog simulation results of the Logistic Map. The first x value is not printed in simulation because it represents initial condition of x. Output values only displayed in Verilog simulation.

Sometimes different chaotic systems need to be implemented using variable bit lengths. In that case, parametric design becomes important. A chaotic application can easily be synthesized using an FPGA with fitting consideration. It is observed that changing the differential equation affects FPGA space and timings factors. Hence, usage factors of the chip and the error rate have larger impact on design.

This study can be extended using constraints and defining a parametric structure. After determining the design constraints, implementation of different chaotic applications are possible. Logistic map study is important for studying simple and chaotic structure. In this way more complex chaotic systems can be analyzed easily. This study shows initial steps of implementing chaotic applications on FPGA.
References


Computer Engineering Department, Alanya Hamdullah Emin Pasa University
Email address: emre.gungor@ahep.edu.tr

Electrical and Electronics Engineering Department, Ankara Yldrm Beyazt University

Electrical and Electronics Engineering Department, Sakarya University of Applied Sciences