



## CMOS DESIGN OF A MULTI\_INPUT ANALOG MULTIPLIER AND DIVIDER CIRCUIT

Ali NADERI SAATLO<sup>1</sup>

<sup>1</sup>Department of Electrical-Electronics Engineering, Urmia Branch, Islamic Azad University, Urmia, Iran

[naderi@itu.edu.tr](mailto:naderi@itu.edu.tr)

**Abstract:** This paper proposes a CMOS current-mode multi\_input analog multiplier and divider circuit based on a new method. Exponential and logarithmic functions are employed to realize the circuit which is used in neural network and fuzzy integrated systems. The major advantages of this multiplier are ability of having multi\_input signals, and low Total Harmonic Distortion (THD). The circuit is designed and simulated using MATLAB software and HSPICE simulator by level 49 parameters (BSIM3v3) in 0.35 $\mu$ m standard CMOS technology. The simulation results of analog multiplier demonstrate a linearity error of 0.9% and a THD of 0.42% in 1MHz. Moreover, the maximum power consumption of the circuit is found to be 0.89mW.

**Keywords:** Multi\_input Multiplier, Divider Circuit, Low THD, High Linear.

### 1. Introduction

The analog multiplier is a versatile cell with applications in the field of signal processing, signal processing circuits such as adaptive filters, modulators, automatic gain controllers, neural networks and all-analog compact control loops. Multipliers generate the linear product of two multiplicands resulting an output of  $Out = K \times I_1 \times I_2$  where  $K$  is a coefficient with appropriate dimension.

In last decade, a large number of different architectures for the design of four quadrant analog CMOS multipliers have been proposed. Driven by the early work of Gilbert [1], a variety of multipliers have been designed for different optimization objectives [2]–[11].

Different techniques have been proposed for optimization of power consumption [2, 3], speed [4], accuracy [5, 6] and linearity [7, 8] in CMOS analog multiplier circuits. They use floating gate MOS [9], bulk-driven MOS [10], sub-threshold mode [11] or class-AB mode [5]. All of the reported works have ability of multiplication of only two signals, either voltage or current signals. In the field of signal processing sometimes, it is required to multiply or divide more than two signals simultaneously [12]–[14]. As a Conventional Procedure, to realize this requirement, it can be cascaded the multiplier or divider circuits. Unfortunately, this method increases error at the output, because multiplication naturally is an additive operation. Therefore the noise which is generated in the first stage of the multiplier will be amplified in the next stages [15]. In addition,

nonlinearity and Total Harmonic Distortion (THD) which is directly related to the noise of the system will be undesirable.

In this paper, we present a new topology of the analog multiplier in a CMOS technology with emphasis on multi\_input structure to overcome to this problem. However other features such as linearity and power consumption will be acceptable. We analyze various performance metrics of the multiplier and provide some design considerations. It is demonstrated in particular that this multiplier is much better than other structures in terms of THD and linearity, and because of having multi\_input ability, is especially suitable for implementation of neural network and fuzzy integrated systems.

Proposed method is described in Section 2 followed by the presentation of approximation functions in section 3. In section 4, transistor-level design of the proposed method is discussed and the simulation results are presented to prove the efficiency of the approach. Finally, the paper is concluded in section 5.

### 2. Proposed Method

The proposed method uses exponential (exp) and logarithmic (Ln) functions presented in [16]. According to mathematical properties of these functions, one can write the following relationship:

$$e^{Ln(a)+Ln(b)} = a \times b \quad (1)$$

Similarly, we can use the subtraction property of Ln function to implement a divider:

$$e^{Ln(a)-Ln(b)} = \frac{a}{b} \tag{2}$$

The main advantage of this method is the ability of multiplying more than two signals by summing the logarithmic form of signals. Therefore we have to implement circuits to generate exponential and logarithmic functions which are an area of challenge in circuit design, because these are not available in CMOS technology, since CMOS transistors follow a square-law characteristic in strong inversion. To implement this method in minimum complexity, we propose new and simple approximation of exponential and natural logarithmic functions using MATLAB software.

### 3. Proposed Approximations for Exponential and Logarithmic Functions

In this section a new and accurate approximations for implementing exponential and logarithmic functions is defined with an interval having a wider range in comparison to the reported works [17, 18]. Unlike the previous works, Taylor series expansion is not used. The proposed approximation is simple and easy to implement, because of using only “ $x$ ”, “ $x^2$ ”, and “ $\sqrt{x}$ ” terms which are easily implemented with CMOS circuits. The coefficients of these terms are calculated in MATLAB software by using *linear least squares* method and *curve fitting toolbox* to have an accurate approximation.

The concluded approximation of the natural logarithmic function is:

$$|ln x| \approx -0.84 x^2 + 4.8 x - 8.4 \sqrt{x} + 4.5 \tag{3}$$

Similarly Comparing with other works, the dynamic range of this function is wide, as can be seen in Figure. 1. This figure shows the simulation result of the logarithmic function and its comparison with the ideal curve by MATLAB software.

For values less than 1, the natural logarithm produces negative values, so the absolute value of the equation (3) obtained. Therefore applying this to the next exponential block, we can introduce the negative sign to its argument ( $exp(-x)$ ).

The approximation of the exponential function without the “ $\sqrt{x}$ ” term is:

$$exp(-x) \approx 0.19 x^2 - 0.82x + 1 \approx (0.43x)^2 - 0.82x + 1 \tag{4}$$

Figure 2 shows the simulation result of the approximation of the exponential function and its comparison with the ideal curve by MATLAB software.




Figure 1. Approximation of natural logarithmic function using MATLAB




Figure 2. Approximation of the exponential function using MATLAB software

### 4. Circuit Design of Proposed Approximation

For hardware implementation of these functions in CMOS technology, we need two main circuits that are: 1-squarer (sq) 2-square-rooter (sq-rt).

Note that in circuit implementation of proposed structure, current of  $10\mu A$  normalized to one, for example  $5\mu A \equiv 0.5$ , therefore  $[0, 10\mu A] \equiv [0, 1]$ .

#### 4.1. Squarer Circuit

Figure 3 shows the current-mode squarer circuit based on the “*dual translinear loop*”[4]. Consider a loop of MOS transistor  $M1$  to  $M4$  (trans-linear loop) gives:

$$V_{GS1} + V_{GS2} = V_{GS3} + V_{GS4} \tag{5}$$

Assuming that MOS transistors  $M1$  to  $M4$  are biased in the saturation region and all transistors are well matched and have long channel length, rewriting equation (5):

$$\sqrt{I_1} + \sqrt{I_2} = \sqrt{I_3} + \sqrt{I_4} \tag{6}$$

Writing KCL at nodes  $A$  and  $B$ :

$$I_3 = I_{out} + I_{in} \tag{7}$$

$$I_4 = I_{out} - I_{in} \tag{8}$$

Considering  $I_1=I_2=I_B$  and substituting equations (7) and (8) in equation (6) and squaring both sides twice:

$$16I_B^2 - 16I_B I_{out} + 4I_{out}^2 = 4I_{out}^2 - 4I_{in}^2 \quad (9)$$

The output current  $I_{out}$  can be written as:

$$I_{out} = \frac{I_{in}^2}{4I_B} + I_B \quad (10)$$




Figure 3. Current-mode squarer circuit

### 4.2. Squar Rooter Circuit

Figure 4 shows the current-mode square rooter circuit [7]. This circuit based on the "up-down topology trans-linear loop". Applying KVL for trans-linear loop composed of NMOS transistors M1–M4 results in:

$$V_{GS1} + V_{GS3} = V_{GS2} + V_{GS4} \quad (11)$$

Knowing that these devices are perfectly matched having long channel lengths, and the drain current of a MOS transistor in saturation region has the following relation to gate-source voltage:

$$I_{DS} = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_{GS} - V_t)^2 \quad (12)$$

Then equation (11) can be rewritten as:

$$\sqrt{I_1} + \sqrt{I_3} = \sqrt{I_2} + \sqrt{I_4} \quad (13)$$

Applying KCL in the output node gives:

$$I_2 + I_4 = I_{out} + \frac{I_X + I_Y}{2} \quad (14)$$

Finally, the input and output currents of NMOS current mirror are equal:

$$I_X + I_Y + I_4 = I_X + I_Y + I_2 \quad (15)$$

Which results in  $I_2 = I_4$ . Squaring equation (13) and using equation (15) and the result of equation (14) give the desired relationship between the inputs and the output:

$$I_{out} = \sqrt{I_X I_Y} \quad (16)$$

Note that, because the normalized current is considered as 10uA, the output of the sq-rt circuit is in the form of  $I_{out} = \sqrt{10\mu A \times I_x}$  and the output of the sq circuit is in the form of  $I_{out} = I_{in}^2 / 10\mu A$  in the main circuits, that is shown in Figures 5 and 9.




Figure 4. Current-mode square rooter circuit

### 4.1. Logarithmic Function Generator Circuit

The block diagram of the logarithmic function generator is shown in Figure 5. First,  $I_{in}$  is injected to a NMOS cascode current mirror and two copies of it flow in sq and sq-rt blocks. The upper branch provides  $8.4\sqrt{x}$  mathematically, and the middle branch gives  $0.84x^2$ , and the bottom branch sinks a current of  $4.8x$ . Summation of these currents flow in node A and is subtracted from constant current of  $45\mu A$ .  $I_{out}$  is natural logarithm function of  $I_{in}$ . For example, mathematically we have:  $|\ln 0.4| \approx 0.92$  and in circuit implementation:  $|\ln 4\mu A| \approx 9.5\mu A \equiv 0.95$  (because  $10\mu A$  is normalized to 1)

Simulation result of this circuit using HSPICE is shown in Figure 7. Comparing this with the results in Figure 1 shows the efficiency of the proposed configuration.




Figure 5. The block diagram of the natural logarithmic function generator




Figure 6. (a) NMOS cascode current mirror (b) PMOS cascode current mirror




Figure 7. Simulation result of the natural logarithmic circuit using HSPICE




Figure 8. Layout of the natural logarithmic function generator circuit

Figure 8 shows layout of the natural logarithmic function generator circuit, which only two kinds of metal are used: "Metal1" and "Metal2".

### 4.1. Exponential Function Generator Circuit

Figure 9 shows block diagram of exponential function generator. In this block diagram, first  $I_{in}$  is injected to a PMOS cascode current mirror and two differently scaled of it flow in two branches.

The upper branch provides  $0.19x^2$  or  $(0.43x)^2$  and the bottom branch gives  $0.82x$ . Summation of these currents flow in node B and is subtracted from constant current of  $10\mu A$ .  $I_{out}$  is exponential function of  $I_{in}$ . For example mathematically we have:  $e^{-1} \approx 0.37$ , and in circuit implementation:  $e^{-1} \approx 3.61\mu A \equiv 0.361$  (because  $10\mu A$  is normalized to one)

HSPICE simulation result of the circuit in Figure 9 that generate exponential function is shown in Figure 11.

In order to implement logarithmic and exponential functions, we need some constant coefficients to realize their approximations. This can be easily done using current mirrors with selectable gains, which is shown in Figure 10.




Figure 9. The block diagram of the exponential function generator (Exp cell)




Figure 10. Realization of constant coefficients for using in logarithm and exponential functions block diagram




Figure 11. HSPICE Simulation result of the exponential circuit




Figure 12. Layout of the exponential function generator circuit

### 5. Multi\_Input Multiplier and Divider Circuit

The structure which multiplies input signals is shown in Figure 13. This is designed to yield equation (1) using designed circuits in section IV. This figure shows the block diagram of the circuit which can multiply five input currents. In fact, considering the logarithmic and exponential properties in equation (17), five *Ln cells* providing output currents connect to one node, so their current add to each other; then output current of this node have been injected to *Exp cell*:

$$e^{LnI_a+LnI_b+LnI_c+LnI_d+LnI_e} = I_a \times I_b \times I_c \times I_d \times I_e \quad (17)$$

Figure 15 shows the other simulation results including error measurement. Two sinusoidal inputs ( $I_a$  and  $I_b$ ) are applied to the multiplier at frequency of 1MHz. Output signal is sinusoidal shape which is exactly the multiplication of input signals. DC transfer simulation results show the linearity error of 0.89%. Similarly, block diagram of Figure 18 is implemented to realize equation (2), where a divider circuit with five inputs is demonstrated:

$$e^{(LnI_{num})-(LnI_a+LnI_b+LnI_c+LnI_d+LnI_e)} = \frac{I_{num}}{I_a \times I_b \times I_c \times I_d \times I_e} \quad (18)$$

Generally current mode realization of the circuits leads to simple and intuitive configurations. In all of the circuits  $I_b$  is constant current of  $10\mu A$  which is normalized to one.

The linearity of the multiplier/divider is estimated in terms of either percentage of distortion in DC transfer characteristics or THD of multiplier/divider. A THD of less than 2% in the region of operation is sufficient for many analog VLSI signal and information processing applications [19]. Simulation results of THD versus input current signal at 10 KHz, 100 KHz and 1 MHz are shown in Figure 16. Also Figure 17 demonstrates the application of the proposed multiplier as an amplitude modulator.




Figure 13. The block diagram which can multiply 5 inputs




Figure 14. Simulation result of multiplying five input currents




Figure 15. Simulation of the circuit in 1MHz




Figure 16. Relation between THD and input current




Figure 17. Amplitude modulation of sinusoidal signals




Figure 18. The block diagram which can divide a constant current over five input currents




Figure 19. Simulation result of dividing a current over five input currents

Table 1. Comparison between the proposed multiplier and 4 previously reported multipliers

	[3]	[5]	[6]	[7]	This work
Power cons.(mW)	0.055	0.46	0.93	0.7	0.89
Max No. of Inputs	2	2	2	2	5
Bias Current (µA)	0.25	10	10	10	10
Power supply(V)	2	±1.5	5	5	3.3
THD%(1MHz)	1(K)	3.7	0.65	1(10K)	0.42
Nonlinearity (%)	5	1.20	1.22	—	0.9
-3dB BW(MHz)	0.2	19	22.4	12.3	18.8
Technology(µm)	0.35	0.5	2	2.4	0.35

### 5. Conclusions

Multi\_input four-quadrant analog multiplier and divider circuit based on a new method was proposed. Approximations of exponential and logarithmic functions which obtained by MATLAB software were realized in CMOS process. The circuits were designed and simulated using HSPICE simulator by level 49 parameters in 0.35µm standard CMOS technology. The simulation results demonstrated a linearity error of 0.9%, a THD of 0.42% in 1MHz, and a maximum power consumption of 0.89mW. MATLAB simulation results verified the validity of results which were simulated by HSPICE. Also Table 1 shows a performance comparison of the proposed circuit with former realizations.

### 6. References

- [1] B. Gibert, "A precision four-quadrant multiplier with subnanosecond response," *IEEE J. Solid-State Circuits*, vol. SC-3, no. 6, pp. 353-365, Dec. 1968.
- [2] C. Chen and Z. Li, "A Low-power CMOS Analog multiplier," *IEEE Tran. Circuit Syst. II*, Vol. 52, No. 9, pp. 100-104, 2006.
- [3] Mirko Gravati, Maurizio Valle, Giuseppe Ferri, Nicola Guerrini, "A novel current-mode very low power analog CMOS four quadrant multiplier. *Proceedings of ESSCIRC, France, IEEE, 2005.*
- [4] A. Naderi, A. Khoei, Kh. Hadidi and H. Ghasemzadeh: "A New High Speed and Low Power Four-Quadrant CMOS Analog Multiplier in Current-Mode", *Int. Journal of Electronics and Communications (AEÜ), Elsevier, Volume 63, Issue 9, 2009, 769-775.*
- [5] Montree Kumngern, and Kobchai Dejhan "Versatile Dual-Mode Class-AB Four-Quadrant Analog Multiplier" *International journal of signal processing*, vol. 2 number ISSN 1304-4494, 2005.
- [6] Koichi Tanno, Okihiko Ishizuka, and Zheng Tang "Four-Quadrant CMOS Current-Mode Multiplier Independent of Device Parameters" *IEEE transactions on circuits and systems-II* vol. 47, NO. 2000.
- [7] Antonio j. Lopez-Martin, Alfonso Carlosena, "Current-Mode Multi-plier/Divider Circuits Based on the MOS Translinear Principle", *Analog Integrated Circuits and Signal Processing*, 28, 265–278, 2001.
- [8] A. Naderi, H. Mojarrad, H. Ghasemzadeh , A. Khoei and Kh. Hadidi: " Four-Quadrant CMOS Analog Multiplier Based on New Current Squarer Circuit with High-Speed", *EUROCON 2009, IEEE* , vol., no., pp.282,287, 18-23 May 2009.
- [9] Mehrvarz HR, Kwok CY. A novel multi-input floating-gate MOS four-quadrant analog multiplier. *IEEE J Solid-State Circuits* 1997;1123–31.
- [10] A. Naderi, A. Khoei, and Kh. Hadidi: "High Speed, Low Power Four-Quadrant CMOS Current-Mode Multiplier", *Electronics, Circuits and Systems, 2007. ICECS 2007. 14th IEEE International Conference on* , vol., no., pp.1308,1311, 11-14 Dec. 2007.
- [11] Chang C-C, Liu S-I. Weak inversion four-quadrant multiplier and two-quadrant divider. *Electron Lett* 1996;34:2079–80.
- [12] Y.Chen, Y.Huang, D.Liu "Current-mode defuzzifier circuit to realise the centroid strategy", *IEE Circuits Devices Syst.*, vol. 144, No. 5, 1997.
- [13] Cyril Prasanna Raj P, S.L. Pinjare, "Design and Analog VLSI Implementation of Neural Network Architecture for Signal Processing", *European Journal of Scientific Research* ,Vol. 27, No. 2, pp. 199-216, 2009.

- [14] Hamid Reza Mehrvarz and Chee Yee Kwok, "A Novel Multi-Input Floating-Gate MOS Four-Quadrant Analog Multiplier", *IEEE Journal of Solid-State Circuits*, Vol. 31, No. 8, 1996.
- [15] B. Razavi, "Design of Analog CMOS Integrated Circuits", *New York: McGraw-Hill*, pp: 223-226, 2001.
- [16] A. Naderi, A. Khoei and Kh. Hadidi : "Circuit Implementation of High-Resolution Rational-Powered Membership Functions in Standard CMOS Technology", *Analog Integrated Circuits and Signal Processing, Springer*, Vol. 65, No. 2, 217-223, 2010.
- [17] S. Vlassis, "CMOS Current-Mode Pseudo-Exponential Function Circuit," *Electron. Lett.*, vol. 37, no. 8, Apr. 2001, pp. 471-472.
- [18] A. Naderi and S. Ozoguz, "A New CMOS Exponential Circuit with Extended Linear Output Range", *Circuit Theory and Design (ECCTD), 2011 20th European Conference on*, vol., no., pp.893,896, 29-31 Aug. 2011.
- [19] K. T. Lau, S.T. Lee, V.K.S. Ong, "Four-quadrant analog CMOS multiplier cell for VLSI signal and information processing", *IEE Proceedings on Circuits, Devices and Systems*, Vol. 145, No. 2, April, 1998, pp. 132-134.



**Ali Naderi Saatlo** was born in Urmia, Iran, in 1982. He received his B.Sc. degree in Communication Engineering from Urmia Azad University, Urmia, Iran, in 2005, and M.Sc. degree in Electrical Engineering from Urmia University in 2008. He is currently PhD student of Electrical and

Electronics Engineering in Institute of Science and Technology of Istanbul Technical University, Istanbul, Turkey. Since 2011, he has been a faculty member of electrical engineering department of Urmia Azad University, Urmia, Iran. His research interests are analog and digital integrated circuit design for fuzzy applications, fuzzy sets and systems, high performance analog circuits, and digital signal processing. He is the author or coauthor of more than 20 peer-reviewed papers in international and national journals and conference proceedings.

