<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE article PUBLIC "-//NLM//DTD JATS (Z39.96) Journal Publishing DTD v1.4 20241031//EN"
        "https://jats.nlm.nih.gov/publishing/1.4/JATS-journalpublishing1-4.dtd">
<article  article-type="research-article"        dtd-version="1.4">
            <front>

                <journal-meta>
                                    <journal-id></journal-id>
            <journal-title-group>
                                                                                    <journal-title>Balkan Journal of Electrical and Computer Engineering</journal-title>
            </journal-title-group>
                            <issn pub-type="ppub">2147-284X</issn>
                                        <issn pub-type="epub">2147-284X</issn>
                                                                                            <publisher>
                    <publisher-name>MUSA YILMAZ</publisher-name>
                </publisher>
                    </journal-meta>
                <article-meta>
                                        <article-id pub-id-type="doi">10.17694/bajece.1096188</article-id>
                                                                <article-categories>
                                            <subj-group  xml:lang="en">
                                                            <subject>Electrical Engineering</subject>
                                                    </subj-group>
                                            <subj-group  xml:lang="tr">
                                                            <subject>Elektrik Mühendisliği</subject>
                                                    </subj-group>
                                    </article-categories>
                                                                                                                                                        <title-group>
                                                                                                                                                            <article-title>Reduction of Output Impedance of Buck Converter with Genetic Algorithm</article-title>
                                                                                                    </title-group>
            
                                                    <contrib-group content-type="authors">
                                                                        <contrib contrib-type="author">
                                                                    <contrib-id contrib-id-type="orcid">
                                        https://orcid.org/0000-0002-5928-0807</contrib-id>
                                                                <name>
                                    <surname>Asadi</surname>
                                    <given-names>Farzin</given-names>
                                </name>
                                                                    <aff>MALTEPE ÜNİVERSİTESİ</aff>
                                                            </contrib>
                                                                                </contrib-group>
                        
                                        <pub-date pub-type="pub" iso-8601-date="20220730">
                    <day>07</day>
                    <month>30</month>
                    <year>2022</year>
                </pub-date>
                                        <volume>10</volume>
                                        <issue>3</issue>
                                        <fpage>317</fpage>
                                        <lpage>322</lpage>
                        
                        <history>
                                    <date date-type="received" iso-8601-date="20220331">
                        <day>03</day>
                        <month>31</month>
                        <year>2022</year>
                    </date>
                                                    <date date-type="accepted" iso-8601-date="20220718">
                        <day>07</day>
                        <month>18</month>
                        <year>2022</year>
                    </date>
                            </history>
                                        <permissions>
                    <copyright-statement>Copyright © 2013, Balkan Journal of Electrical and Computer Engineering</copyright-statement>
                    <copyright-year>2013</copyright-year>
                    <copyright-holder>Balkan Journal of Electrical and Computer Engineering</copyright-holder>
                </permissions>
            
                                                                                                                        <abstract><p>This paper introduces a technique to reduce the output impedance in the PWM buck converters with voltage-mode control (VMC) without requiring low Equivalent Series Resistance (ESR) output capacitors. Proposed technique uses the infinity norm ( ) to convert the problem into an optimization problem. Obtained optimization problem is solved with the aid of Genetic Algorithm (GA). The proposed technique is applied to a sample buck converter operating in Continuous Conduction Mode (CCM). Simulink simulation is used to test the suggested method. Simulation results showed a considerable decrease in the low frequency region of output impedance. Such a decrease in output impedance is very desired for low voltage high current loads like computer CPU’s.</p></abstract>
                                                            
            
                                                                                        <kwd-group>
                                                    <kwd>DC-DC converters</kwd>
                                                    <kwd>  load transients</kwd>
                                                    <kwd>  output impedance of buck converter</kwd>
                                                    <kwd>  State Space Averaging (SSA).</kwd>
                                            </kwd-group>
                            
                                                                                                                                                    </article-meta>
    </front>
    <back>
                            <ref-list>
                                    <ref id="ref1">
                        <label>1</label>
                        <mixed-citation publication-type="journal">[1] E. Joard, J. Villarejo, F. Soto, and J. Muro, “Effect of the Output Impedance in Multiphase Active Clamp Buck Converters,” IEEE Trans. Ind. Electron., vol. 55, no. 9, pp. 3231-3238, Sep. 2008.</mixed-citation>
                    </ref>
                                    <ref id="ref2">
                        <label>2</label>
                        <mixed-citation publication-type="journal">[2] D. Goder and W. R. Pelletier, “V2 architecture provides ultra-fast transient response in switch mode power supplies,” in Proc. HFPC, 1996, pp. 16-23.</mixed-citation>
                    </ref>
                                    <ref id="ref3">
                        <label>3</label>
                        <mixed-citation publication-type="journal">[3] J. Xu, X. Cao, and Q. Luo, “The effects of control techniques on the transient response of switching DC-DC converters,” in Proc. IEEE PEDS, 1999, pp. 794-796</mixed-citation>
                    </ref>
                                    <ref id="ref4">
                        <label>4</label>
                        <mixed-citation publication-type="journal">[4] P. Wong, F. C. Lee, X. Zhou, and J. Chen, “VRM transient study and output filter design for future processors,” in Proc. IEEE IECON, 1998, pp. 410-415.</mixed-citation>
                    </ref>
                                    <ref id="ref5">
                        <label>5</label>
                        <mixed-citation publication-type="journal">[5] D. Briggs, R. Martinez, R. Miftakhutdinov, and D. Skelton, “A fast, efficient synchronous   buck controller for microprocessor power supplies,” in Proc. HFPC, 1998, pp. 170-176.</mixed-citation>
                    </ref>
                                    <ref id="ref6">
                        <label>6</label>
                        <mixed-citation publication-type="journal">[6] B. Arbetter and D. Maksimovic, “DC-DC converter with fast transient response and high efficiency for low-voltage microprocessor loads,” in Proc. IEEE APEC, 1998, pp. 156-162.</mixed-citation>
                    </ref>
                                    <ref id="ref7">
                        <label>7</label>
                        <mixed-citation publication-type="journal">[7] R. Miftakhutdinov, “Analysis of synchronous buck converter with hysteretic controller at high slew-rate load current transients,” in Proc. HPFC, 1999, pp. 55-69.</mixed-citation>
                    </ref>
                                    <ref id="ref8">
                        <label>8</label>
                        <mixed-citation publication-type="journal">[8] C. J. Mehas, K. D. Coonley, and C. R. Sullivan, “Converter and inductor design for fast response microprocessor power delivery,” in Proc. IEEE PESC, 2000, pp. 1621-1626.</mixed-citation>
                    </ref>
                                    <ref id="ref9">
                        <label>9</label>
                        <mixed-citation publication-type="journal">[9] L. D. Varga and N. A. Losic, “Synthesis of zero-impedance converter,” IEEE Trans. on Power Electronics, vol. 7, no. 1, Jan 1992.</mixed-citation>
                    </ref>
                                    <ref id="ref10">
                        <label>10</label>
                        <mixed-citation publication-type="journal">[10] R. Redl and N. Sokal, “Near-optimum dynamic regulation of dc-dc converters using feed forward of output current and input voltage with current-mode control,” IEEE Trans. on Power Electronics, vol. PE-1, no. 3, Jul 1986</mixed-citation>
                    </ref>
                                    <ref id="ref11">
                        <label>11</label>
                        <mixed-citation publication-type="journal">[11] J. Steenis, “Details on compensating voltage mode buck regulators,” Power Management Design Line, September 4, 2006.</mixed-citation>
                    </ref>
                                    <ref id="ref12">
                        <label>12</label>
                        <mixed-citation publication-type="journal">[12] W.H. Lei, T.K. Man, “A general approach for optimizing dynamic response for buck converter,” ON Semiconductor, Apr. 2004.</mixed-citation>
                    </ref>
                                    <ref id="ref13">
                        <label>13</label>
                        <mixed-citation publication-type="journal">[13] T. Hagerty, “Voltage-mode control and compensation: Intricacies for buck regulators,” Electronics Design, Strategy, News (edn.com), June 30, 2008.</mixed-citation>
                    </ref>
                                    <ref id="ref14">
                        <label>14</label>
                        <mixed-citation publication-type="journal">[14] L. Zhao, “Closed-loop compensation design of a synchronous switching charger using bq2472x/3x,” Texas Instruments application report, September 2006.</mixed-citation>
                    </ref>
                                    <ref id="ref15">
                        <label>15</label>
                        <mixed-citation publication-type="journal">[15] “A handy method to obtain satisfactory response of buck converter,” Analog Integrations Corporation, application note AN021, October 2001.</mixed-citation>
                    </ref>
                                    <ref id="ref16">
                        <label>16</label>
                        <mixed-citation publication-type="journal">[16] “Loop compensation of voltage-mode buck converters,” Sipex Corporation Technical Note, October 11, 2006.</mixed-citation>
                    </ref>
                                    <ref id="ref17">
                        <label>17</label>
                        <mixed-citation publication-type="journal">[17] D. Mattingly, “Designing stable compensation networks for single phase voltage mode buck regulators,” Intersil Corporation Technical Note TB417.1, December 2003.</mixed-citation>
                    </ref>
                                    <ref id="ref18">
                        <label>18</label>
                        <mixed-citation publication-type="journal">[18] Asadi F, Eguchi K. Dynamics and control of DC-DC converters, San Rafael: Morgan and Claypool; 2018. p. 89-145.
[19] Suntio T. Dynamic profile of switched mode converter: modeling, analysis and control. New Jersy: John Wiley &amp; Sons. 2009. p. 17-37.
[20] Gu D, Petkov P, Konstantinov M. Robust Control Design with MATLAB.Springer. 2013. p. 9-11.</mixed-citation>
                    </ref>
                            </ref-list>
                    </back>
    </article>
