<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE article PUBLIC "-//NLM//DTD JATS (Z39.96) Journal Publishing DTD v1.4 20241031//EN"
        "https://jats.nlm.nih.gov/publishing/1.4/JATS-journalpublishing1-4.dtd">
<article  article-type="research-article"        dtd-version="1.4">
            <front>

                <journal-meta>
                                    <journal-id></journal-id>
            <journal-title-group>
                                                                                    <journal-title>Balkan Journal of Electrical and Computer Engineering</journal-title>
            </journal-title-group>
                            <issn pub-type="ppub">2147-284X</issn>
                                        <issn pub-type="epub">2147-284X</issn>
                                                                                            <publisher>
                    <publisher-name>MUSA YILMAZ</publisher-name>
                </publisher>
                    </journal-meta>
                <article-meta>
                                        <article-id pub-id-type="doi">10.17694/bajece.369234</article-id>
                                                                                                                                                                                            <title-group>
                                                                                                                                                            <article-title>FPGA Schematic Implementations and Comparison of FIR Digital Filter Structures</article-title>
                                                                                                    </title-group>
            
                                                    <contrib-group content-type="authors">
                                                                        <contrib contrib-type="author">
                                                                <name>
                                    <surname>Coşkun</surname>
                                    <given-names>Oğuzhan</given-names>
                                </name>
                                                            </contrib>
                                                    <contrib contrib-type="author">
                                                                <name>
                                    <surname>Avcı</surname>
                                    <given-names>Kemal</given-names>
                                </name>
                                                            </contrib>
                                                                                </contrib-group>
                        
                                        <pub-date pub-type="pub" iso-8601-date="20180215">
                    <day>02</day>
                    <month>15</month>
                    <year>2018</year>
                </pub-date>
                                        <volume>6</volume>
                                        <issue>1</issue>
                                        <fpage>20</fpage>
                                        <lpage>28</lpage>
                        
                        <history>
                                    <date date-type="received" iso-8601-date="20170918">
                        <day>09</day>
                        <month>18</month>
                        <year>2017</year>
                    </date>
                                                    <date date-type="accepted" iso-8601-date="20171123">
                        <day>11</day>
                        <month>23</month>
                        <year>2017</year>
                    </date>
                            </history>
                                        <permissions>
                    <copyright-statement>Copyright © 2013, Balkan Journal of Electrical and Computer Engineering</copyright-statement>
                    <copyright-year>2013</copyright-year>
                    <copyright-holder>Balkan Journal of Electrical and Computer Engineering</copyright-holder>
                </permissions>
            
                                                                                                                        <abstract><p>In this study, we investigate the FPGA schematicimplementations of finite impulse response (FIR) digital filters for threefundamental structures on Altera DE2-115 board without requiring any othersoftware packages such as DSP Builder and Matlab Simulink. First of all, a lowpass FIR digital filter is designed by using Matlab filter design and analysistool (fdatool) program. Then, the designed filter is implemented and simulatedon Matlab for a given input signal. After that, for three fundamental structures(namely direct-form, transposed direct-form, and symmetric direct-form) inliterature, the designed filter is implemented schematically on Quartus-IIsoftware and then each project containing different structure implementation iscompiled. Then, the digital filters implemented by each structure are simulatedby University Program Vector Wave File (VWF) simulation program on Quartus-IIsoftware. Simulation results show that the obtained results are the same as theones obtained on Matlab, which confirms that the schematic designs aresuccessfully implemented. Moreover, the implemented digital filters arerealized and successfully tested on Altera DE2-115 FPGA board. Finally, threefundamental FIR structures for various filter lengths from 11 to 51 areimplemented to compare them in terms of total logic elements, total registers,and total memory.</p></abstract>
                                                            
            
                                                                                        <kwd-group>
                                                    <kwd>Altera DE2-115</kwd>
                                                    <kwd>  FIR filter</kwd>
                                                    <kwd>  FPGA</kwd>
                                                    <kwd>  Matlab</kwd>
                                                    <kwd>  Quartus-II</kwd>
                                            </kwd-group>
                            
                                                                                                                                                    </article-meta>
    </front>
    <back>
                            <ref-list>
                                    <ref id="ref1">
                        <label>1</label>
                        <mixed-citation publication-type="journal">[1] A. Antoniou, Digital Signal Processing: Signal, Systems, and Filters. New York: Mcgraw-hill, 2005.</mixed-citation>
                    </ref>
                                    <ref id="ref2">
                        <label>2</label>
                        <mixed-citation publication-type="journal">[2] B.K.A. Ramu, “Implementing FIR and IIR Digital Filters Using PIC18 Microcontrollers”, Microchip Application Notes, pp.1-46, 2002.</mixed-citation>
                    </ref>
                                    <ref id="ref3">
                        <label>3</label>
                        <mixed-citation publication-type="journal">[3] C.L. Hu, “Design and Verification of FIR Filter Based on Matlab and DSP”, International Conference on Image Analysis and Signal Processing (IASP), 9-11 Nov., Hangzhou, China, pp. 286-289, 2012.</mixed-citation>
                    </ref>
                                    <ref id="ref4">
                        <label>4</label>
                        <mixed-citation publication-type="journal">[4] I. Thingom, P. Khundrakpam, “FPGA implementation of FIR filter using RADIX-2r”, International Conference on Wireless Communications, Signal Processing and Networking (WiSPNET), 23-25 March, Chennai, India, pp. 1524-1528, 2016.</mixed-citation>
                    </ref>
                                    <ref id="ref5">
                        <label>5</label>
                        <mixed-citation publication-type="journal">[5] S. Karataş, E. Saritas, Her yönüyle FPGA ve VHDL. Palme Yayincilik, 2003.</mixed-citation>
                    </ref>
                                    <ref id="ref6">
                        <label>6</label>
                        <mixed-citation publication-type="journal">[6] V.H. Deshmukh, A. Mishra, A.S. Bhalchandra, &quot;FIR Filter Design on Chip Using VHDL&quot; IPASJ International Journal of Computer Science. Vol. 2, No. 7, July, pp 12-16, 2014.</mixed-citation>
                    </ref>
                                    <ref id="ref7">
                        <label>7</label>
                        <mixed-citation publication-type="journal">[7] R.M. Narsale, D. Gawali, A. Kulkarni, &quot;FPGA Based Desing&amp;Implementation of Low Power FIR Filter for ECG Signal Processing” IJSETR International Journal of Science, Engineering and Technology Research. Vol.3, No. 6, June, pp 1673-1677, 2014.</mixed-citation>
                    </ref>
                                    <ref id="ref8">
                        <label>8</label>
                        <mixed-citation publication-type="journal">[8] K. Aboutabikh, I. Haidar, A. Garib, &quot;Design and Implementation of a Digital FIR LPF with Variable Pass-Band for ECG Signal using FPGA” International Journal of Advanced Research in Computer and Communication Engineering. Vol.4, No. 9, September, pp 275-281, 2015.</mixed-citation>
                    </ref>
                                    <ref id="ref9">
                        <label>9</label>
                        <mixed-citation publication-type="journal">[9] K. Aboutabikh, N. Aboukerdah, &quot;Design and Implementation of a Multiband Digital Filter Using FPGA to Extract the ECG Signal in the Presence of Different Interference Signals” Computers in Biology and Medicine, Vol. 62, pp.1-13, 2015.</mixed-citation>
                    </ref>
                                    <ref id="ref10">
                        <label>10</label>
                        <mixed-citation publication-type="journal">[10] https://www.mathworks.com/products.html?s_tid=gn_ps</mixed-citation>
                    </ref>
                                    <ref id="ref11">
                        <label>11</label>
                        <mixed-citation publication-type="journal">[11] https://www.altera.com/downloads/download-center.html</mixed-citation>
                    </ref>
                                    <ref id="ref12">
                        <label>12</label>
                        <mixed-citation publication-type="journal">[12] www.terasic.com.tw/_sub/de2-115</mixed-citation>
                    </ref>
                                    <ref id="ref13">
                        <label>13</label>
                        <mixed-citation publication-type="journal">[13] Kaiser, J.F. (1974). Nonrecursive digital filter design using I0-sinh window function. Proc. IEEE Int. Symp. Circuits and Systems (ISCAS’74), San Francisco, Calif, USA, April, 20-23.</mixed-citation>
                    </ref>
                                    <ref id="ref14">
                        <label>14</label>
                        <mixed-citation publication-type="journal">[14] O. Coşkun, K. Avci, “Schematic Implementations of FIR Digital Filters on Altera FPGA”, 2016 Book of Abstracts: 2nd International Conference on Engineering and Natural Sciences (ICENS 2016), 24-28 May, Srajevo, Bosnia  and Herzagovina, pp. 664, 2016, (Abstract)</mixed-citation>
                    </ref>
                            </ref-list>
                    </back>
    </article>
