Redesign of Development Board for Engineering Education

Abstract

With the rapid developments in technology, devices used in engineering applications are being renewed continuously. But sometimes this renewing process costs higher prices. For this reason there could be some delays at this point and this may cause a decrease in the quality of education. In this study, it is tried to find a solution to the problem of outdated devices used in electronics engineering education. A multi-layered and complex FPGA (Field Programmable Gate Array) development board has been transformed into a more simple and updateable form which is consisting of two layers. By this way, the development card can be easily adapted to the different projects needed in electronic engineering education.

Keywords

• Electronics Card Design,engineering education

References

1. Uzun, I. S., Amira, A. (2005). Design and FPGA Implementation of Finite Ridgelet Transform. IEEE International Symposium on Circuits and Systems-ISCAS 2005, Kobe-Japan, 5826-5829.
2. Terasic Technologies Inc. (2007). Altera Cyclone IV Development & Education Board Schematics, 1-14.
3. Terasic Technologies Inc. (2012). DE0-Nano User Manual, 4-150.
4. Santarini, M. (2012). So Much More Than Gate Arrays. Xcell Journal. 81(4).
5. Crookes, D., Benkrid, K., Bouridane, A., Alotaibi K., Benkrid, A. (2000). Design and Implementation of a High Level Programming Environment for FPGA Based Image Processing. IEEE Proceedings - Vision, Image and Signal Processing. 147(4), 377-384.
6. Curry, M.P., Morgan, F., Kilmartin, L. (2001). Xilinx FPGA Implementation of an Image Classifier for Object Detection Applications. Int. Conf. on Image Processing-ICIP 2001. Thessaloniki-Greece. 346-349.
7. Uzun, I.S., Amira, A., Bouridane, A. (2005). FPGA Implementations of Fast Fourier Transforms for Real-Time Signal and Image Processing. IEEE Int. Conf. on Field Programmable Technology -FPT 2005. Singapore. 284-296.
8. Huitzil, C.T., Estrada, M.A. (2005). FPGA-Based Configurable Systolic Architecture for Window-Based Image Processing. EURASIP Journal on Applied Signal Processing. 7, 1024-1034.

9. Moussa, M., Areibi, S., Nichols, K. (2006). Arithmetic Precision for Implementing Back-Propagation Networks on FPGA: A Case Study. FPGA Implementations of Neural Networks, Springer US. 37-61.
10. Pedroni, V.A. (2004). Circuit Design with VHDL, MIT Press, Cambridge – Massachusetts. 305-315.
11. Altera Corporation. (2011). Package Information Datasheet for Mature Altera Devices. DS-PKG-16.8. 69-96.
12. Altera Corporation (2010). Cyclone IV Device Handbook-Volume 1. CYIV-5V1-1.8, 1.1-7.16.
13. Erdoğan, K. (2013). Görüntü İşleme Uygulamaları için FPGA Geliştirme Karti Tasarımı ve Gerçekleştirilmesi (MSc). Selçuk University, Konya, Turkey.