Nested Miller Compensation Based Op-Amp Design for Piezoelectric Actuators

Abstract

This study introduces the design of a practical three-stage operational amplifier (op-amp) using nested Miller compensation, particularly for piezoelectric actuators. Driving a piezoelectric actuator represents a challenge in amplifier design due to its large capacitive nature. A stable piezo driver needs to be free of oscillations and phase lag. Direct feedback compensation using a conventional Miller capacitor is an effective method as long as the capacitance of the load is considerably close to the value of the Miller capacitor. However, using a large capacitor causes a decrease in the slew rate and gain bandwidth. To avoid this, our design focused on the utilization of nested Miller compensation technique. A prototype of the design working at 100V peak to peak voltage (V_pp) is implemented using commercial off-the-shelf (COTS) components. The measurements show the successful driving capability and step-response of the op-amp design. In the design, Widlar current source is also utilized for thermal stability and short circuit protection. According to simulation results, the proposed op-amp has a slew rate of 0.5 V/μs, an open loop gain of 90dB with 3MHz Gain Bandwidth Product (GBP) and phase margin of 77°, and a common mode rejection ratio (CMRR) of 62dB.

Keywords

• Operational Amplifier,Stability,Piezoelectric,Actuator,Piezo Driver

Supporting Institution

Hacettepe University

Project Number

FAY-2017-14008

References

1. 1. C. M. Dougherty, L. Xua, J. Pulskamp, S. Bedair, R. Polcawich, B. Morgan, and R. Bashirullah, "A 10V Fully-Integrated Switched-Mode Step-up Piezo Drive Stage in 0.13 μm CMOS Using Nested-Bootstrapped Switch Cells," IEEE Journal of Solid-State Circuits, 2016, vol. 51, pp. 1475-1486.
2. 2. S. C. Doret, "Simple, low-noise piezo driver with feed-forward for broad tuning of external cavity diode lasers," Review of Scientific Instruments, 2018, vol. 89.
3. 3. H. Ma, R. V. D. Zee, and B. Nauta, "A High-Voltage Class-D Power Amplifier With Switching Frequency Regulation for Improved High-Efficiency Output Power Range," IEEE Journal of Solid-State Circuits, 2015, vol. 50, pp. 1451-1462.
4. 4. H. Tang and Y. Li, "Development and Active Disturbance Rejection Control of a Compliant Micro-/Nanopositioning Piezostage with Dual Mode," IEEE Transactions on Industrial Electronics, 2014, vol. 61, pp. 1475-1492.
5. 5. S. Polit and J. Dong, "Development of a high-bandwidth XY nanopositioning stage for high-rate micro-/nanomanufacturing," IEEE/ASME Transactions on Mechatronics, 2011 vol. 16, pp. 724-733.
6. 6. S. P. Wadikhaye, Y. K. Yong, and S. O. R. Moheimani, "A serial-kinematic nanopositioner for high-speed atomic force microscopy," Review of Scientific Instruments, 2014, vol. 85.
7. 7. L. T. Creagh and M. McDonald, "Design and Performance of Inkjet Print Heads for Non-Graphic-Arts Applications," MRS Bulletin, 2003, vol. 28, pp. 807-811.
8. 8. A. Michael and C. Y. Kwok, "Piezoelectric micro-lens actuator," Sensors and Actuators A-Physical, 2015, vol. 236, pp. 116-129.

9. 9. B. Oh, S. Oh, K. Lee, and M. Sunwoo, "Development of an injector driver for piezo actuated common rail injectors," in SAE Technical Papers - 14th Asia Pacific Automotive Engineering Conference, Hollywood, CA, 2007.
10. 10. S. Baglio, G. Muscato, and N. Savalli, "Tactile measuring systems for the recognition of unknown surfaces," IEEE Transactions on Instrumentation and Measurement, 2002, vol. 51, pp. 522-531.
11. 11. A. Robichaud, P.-V. Cicek, D. Deslandes, and F. Nabki, "Frequency Tuning Technique of Piezoelectric Ultrasonic Transducers for Ranging Applications," Journal of Microelectromechanical Systems, 2018, vol. 27, pp. 570-579.
12. 12. B. Razavi, Design of Analog CMOS Integrated Circuits: McGraw-Hill, 2001.
13. 13. A. S. Sedra and K. C. Smith, Microelectronic Circuits: Oxford University Press, 2016.
14. 14. K. N. Leung and P. K. T. Mok, "Analysis of multistage amplifier-frequency compensation," IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, 2001, vol. 48, pp. 1041-1056.
15. 15. V. Saxena and R. J. Baker, "Indirect feedback compensation of CMOS op-amps," 2006 IEEE Workshop on Microelectronics and Electron Devices, 2006 (WMED '06), 14 April 2006.
16. 16. D. Marano, G. Palumbo, and S. Pennisi, "Step-Response Optimisation Techniques for Low-Power, Three-stage operational Amplifiers Driving Large Capacitive Loads" IET Circuits, Devices and Systems, 2010, vol. 4(2), pp. 87-98.
17. 17. R Mita, G. Palumbo, S. Pennisi, “Design Guidelines for Reversed Nested Miller Compensation in Three-Stage Amplifiers”, IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 2003, vol. 50, pp. 227-233.
18. 18. S. T. NGuyen and T. T. Bui, "A Design Procedure for Three-Stage Operational Amplifier Using Indirect Compensation Technique," presented at The 2014 International Conference on Advanced Technologies for Communications (ATC 2014), Hanoi, Vietnam, 2014.
19. 19. S. Sengupta, K. Saurabh, and P. E. Allen, "A process, voltage, and temperature compensated CMOS constant current reference," in Proceedings - IEEE International Symposium on Circuits and Systems-2004 IEEE International Symposium on Circuits and Systems - Proceedings, Vancouver, 2004, pp. 1325-1328.
20. 20. P. E. Allen and D. R. Holberg, CMOS Analog Circuit Design, 3rd ed. New York: Oxford University Press, 2012.
21. 21. ON Semiconductor, "MPSA42 / MMBTA42 / PZTA42 NPN High-Voltage Amplifier," MMBTA42 Datasheet, Oct. 2014.