Year 2021, Volume 9 , Issue 1, Pages 40 - 47 2021-01-30

A Novel Dormand-Prince Based Hybrid Chaotic True Random Number Generator on FPGA

İsmail KOYUNCU [1] , Halil İbrahim ŞEKER [2] , Murat ALÇIN [3] , Murat TUNA [4]


This study presents a novel Dormand-Prince-based hybrid chaotic True Random Number Generator Design (TRNG) that can be used for secure communication and cryptographic applications on Field Programmable Gate Array (FPGA). In this design, a chaotic oscillator unit has been implemented with an FPGA-based Sprott-Jafari chaotic oscillator model suitable with IQ-Math fixed point number and IEEE 754-1985 floating point number standards. Random numbers have been produced with the quantization of the results generated by the chaotic oscillator. XOR has been performed with FPGA-based ring oscillator structure on the post-processing unit so as to enhance the randomness. The differential equation of the chaotic system used in the TRNG design was modelled using Dormand-Prince numerical algorithm method. The design on FPGA has been realized in two separate number formats including 32-bit (16I-16Q) IQ-Math fixed point number standard and 32-bit IEEE 754-1985 floating point number standard. The realized designs have been coded in VHDL, a hardware description language, and the Xilinx ISE 14.7 program has been used for the system design. Two separate TRNG designs have been synthesized and tested for the Virtex-6 (XC6VLX240T-1FF1156) FPGA chip. The maximum operating frequency of the TRNG with 32-bit IQ-Math fixed point number standard is 344.585 MHz and the throughput is approximately 344 Mbit/s. The maximum operating frequency of the TRNG with 32-bit IEEE 754-1985 floating point number standard is 316.756 MHz and the throughput is 316 Mbit/s. 1 Mbit sequence has been generated by both designed TRNG systems. Randomness analysis of the generated numbers has been performed in accordance with the NIST 800-22 tests and the generated numbers have successfully passed all of the tests.
Chaotic oscillator, Dormand-Prince algorithm, Field programmable gate array, NIST-800-22, Random number generator
  • J. S. Vaidyanathan, “Chaos in neurons and adaptive control of Birkhoff-Shaw strange chaotic attractor,” International Journal of PharmTech Research, 2015, vol. 8, no. 5, pp. 956-963.
  • A. Xiong, X. Zhao, J. Han and G. Liu, “Application of the chaos theory in the analysis of EMG on patients with facial paralysis,” Robot Intelligence Techlogy and Applications, 2014, vol. 2, no. 274, pp. 805-819.
  • H. Zhengxing, D. Wei, D. Huilong and L. Haomin, “Similarity measure between patient traces for clinical pathway analysis: problem, method, and applications,” IEEE J. Biomed. Health. Inf., 2014, vol. 18, no. 1, pp. 4−14.
  • K. Zexin, S. Jiang, M. Lin, Q. Yanhui and J. Shuisheng, “Multimode synchronization of chaotic semiconductor ring laser and its potential in chaos communication,” IEEE J. Quantum Electron, 2014, vol. 50, no. 3, pp. 148-157.
  • S. Çiçek, A. Ferikoğlu, and I. Pehlivan, “A new 3D chaotic system: dynamical analysis, electronic circuit design, active control synchronization and chaotic masking communication application,” Optik-International Journal for Light and Electron Optic, 2016, vol. 127, no. 8, pp. 4024-4030.
  • E. Tlelo-Cuautle, V. H. Carbajal-Gomez, P. J. Obeso-Rodelo, J. J. Rangel-Magdaleno and J. C. Nuñez-Perez, “FPGA realization of a chaotic communication system applied to image processing,” Nonlinear Dynamics, 2015, vol. 82, no. 4, pp. 1879-1892.
  • J. S. Khan and J. Ahmad, “Chaos based efficient selective image encryption,” Multidimensional Systems and Signal Processing, 2019, vol. 30, no. 2, pp. 943-961.
  • X. Wang, J. H. Park, K. She, S. Zhong and L. Shi, “Stabilization of Chaotic Systems With T–S Fuzzy Model and Nonuniform Sampling: A Switched Fuzzy Control Approach,” IEEE Transactions on Fuzzy Systems, 2018, vol. 27, no. 6, pp. 1263-1271.
  • R. Zhang, D. Zeng, J. H. Park, Y. Liu and S. A. Zhong, “New approach to stabilization of chaotic systems with nonfragile fuzzy proportional retarded sampled-data control,” IEEE transactions on cybernetics, 2018, vol. 49, no. 9, pp. 3218-3229.
  • M. Alçın, M. Tuna and İ. Koyuncu, “IQ-Math Based Designing of Fourth Order Runge-Kutta Algorithm on FPGA and Performance Analysis According to ANN Approximation,” Research International Journal of Advanced in Science Engineering and Technology, 2018, vol. 5, no. 8, pp. 6523-6530.
  • İ. Koyuncu, İ. Şahin, C. Gloster and N. K. Sarıtekin, “A neuron library for rapid realization of artificial neural networks on FPGA: A case study of Rössler chaotic system,” Journal of Circuits, Systems and Computers, 2017, vol. 26 no. 1, pp. 1750015.
  • İ. Koyuncu and A. T. Özcerit, “The design and realization of a new high speed FPGA-based chaotic true random number generator,” Computers & Electrical Engineering, 2017, vol. 5, no. 8, pp. 203-214.
  • S. Kaçar, “Analog circuit and microcontroller based RNG application of a new easy realizable 4D chaotic system,” Optik, 2016, vol. 127, no. 20, pp. 9551-9561.
  • L. dos Santos Coelho, “Tuning of PID controller for an automatic regulator voltage system using chaotic optimization approach,” Chaos, Solitons & Fractals, 2009 vol. 39, no. 4, pp. 1504-1514.
  • J. Lu, X. Yu and G. Chen, “Generating chaotic attractors with multiple merged basins of attraction: A switching piecewise-linear control approach,” IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, 2003, vol. 50, no. 2, pp. 198-207.
  • Ü. Çavuşoğlu, A. Akgül, S. Kaçar, İ. Pehli̇van and A. Zengi̇n, “A novel chaos‐based encryption algorithm over TCP data packet for secure communication,” Security and Communication Networks, 2016, vol. 9, no.11, pp. 1285-1296.
  • S. Akkaya, İ. Pehlivan, A. Akgül and M. Varan, “Yeni bir kaos tabanlı rastgele sayı üreteci kullanan banka şifrematik cihazı tasarımı ve uygulaması,” Journal of the Faculty of Engineering & Architecture of Gazi University, 2018, vol. 33, no. 3. 1171-1182.
  • R. Kharel, K. Busawon, W. Aggoune and Z. Ghassemlooy, “Implementation of a secure digital chaotic communication scheme on a DSP board,” In 2010 7th International Symposium on Communication Systems, Networks & Digital Signal Processing, 2010, pp. 212-216.
  • T. Shi, G. Rui, Y. Zhang and S. Zhang, “Design Method for Duffing System Based on DSP Builder,” In 2012 International Conference on Systems and Informatics (ICSAI), 2012, pp. 121-124.
  • M. Delgado-Restituto, A. J. Acosta and A. Rodríguez-Vázquez, “A mixed-signal integrated circuit for FM-DCSK modulation,” IEEE Journal of solid-state circuits, 2005, vol. 40, no. 7, pp. 1460-1471.
  • Ü. Güler and S. Ergün, “A high speed, fully digital IC random number generator,” AEU-International Journal of Electronics and Communications, 2012. vol. 66, no. 2, pp. 143-149.
  • İ. Koyuncu, A. T. Özcerit, İ. Pehlivan and E. Avaroğlu, “Design and implementation of chaos based true random number generator on FPGA,” In 2014 22nd Signal Processing and Communications Applications Conference (SIU), 2014, pp. 236-239.
  • Y. Zhang, Z. Liu and X. Zheng, “A chaos-based image encryption ASIC using reconfigurable logic,” In APCCAS 2008-2008 IEEE Asia Pacific Conference on Circuits and Systems, 2008, pp. 1782-1785.
  • M. Tuna and C. B. Fidan. A Study on the importance of chaotic oscillators based on FPGA for true random number generating (TRNG) and chaotic systems,” Journal of the Faculty of Engineering and Architecture of Gazi University, 2018, vol. 33, no. 2, pp. 469-486.
  • S. Jafari, J. C. Sprott and F. Nazarimehr, “Recent new examples of hidden attractors,” The European Physical Journal Special Topics, 2015, vol. 224, no. 8, pp. 1469-1476.
  • H. İ. Şeker, İ. Koyuncu, M. Tuna and M. Alçın, “Dormand-Prince Tabanlı SEA Kaotik Osilatör Tasarımının FPGA Üzerinde Gerçeklenmesi,” 5th International Academic Research Congress, Ankara, 2019, pp.1-8.
  • S. Jafari, A. Ahmadi, A. J. M. Khalaf, H. R. Abdolmohammadi, V. T. Pham and F. E. Alsaadi, “A new hidden chaotic attractor with extreme multi-stability,” AEU-International Journal of Electronics and Communications, 2018, vol. 89, pp. 131-135.
Primary Language en
Subjects Engineering, Electrical and Electronic
Published Date January 2021
Journal Section Araştırma Articlessi
Authors

Orcid: 0000-0003-4725-4879
Author: İsmail KOYUNCU
Institution: AFYON KOCATEPE UNIVERSITY
Country: Turkey


Orcid: 0000-0002-5343-2419
Author: Halil İbrahim ŞEKER (Primary Author)
Institution: Sakarya Uygulamalı Bilimler Üniversitesi
Country: Turkey


Orcid: 0000-0002-2874-7048
Author: Murat ALÇIN
Institution: AFYON KOCATEPE UNIVERSITY
Country: Turkey


Orcid: 0000-0003-3511-1336
Author: Murat TUNA
Institution: KIRKLARELİ ÜNİVERSİTESİ
Country: Turkey


Supporting Institution Afyon Kocatepe University Scientific Research Projects Coordination Unit.
Project Number 18.FEN.BİL.50
Thanks This research has been supported by grant number 18.FEN.BİL.50 from Afyon Kocatepe University Scientific Research Projects Coordination Unit.
Dates

Publication Date : January 30, 2021

Bibtex @research article { bajece722911, journal = {Balkan Journal of Electrical and Computer Engineering}, issn = {2147-284X}, address = {}, publisher = {Balkan Yayın}, year = {2021}, volume = {9}, pages = {40 - 47}, doi = {10.17694/bajece.722911}, title = {A Novel Dormand-Prince Based Hybrid Chaotic True Random Number Generator on FPGA}, key = {cite}, author = {Koyuncu, İsmail and Şeker, Halil İbrahim and Alçın, Murat and Tuna, Murat} }
APA Koyuncu, İ , Şeker, H , Alçın, M , Tuna, M . (2021). A Novel Dormand-Prince Based Hybrid Chaotic True Random Number Generator on FPGA . Balkan Journal of Electrical and Computer Engineering , 9 (1) , 40-47 . DOI: 10.17694/bajece.722911
MLA Koyuncu, İ , Şeker, H , Alçın, M , Tuna, M . "A Novel Dormand-Prince Based Hybrid Chaotic True Random Number Generator on FPGA" . Balkan Journal of Electrical and Computer Engineering 9 (2021 ): 40-47 <https://dergipark.org.tr/en/pub/bajece/issue/60125/722911>
Chicago Koyuncu, İ , Şeker, H , Alçın, M , Tuna, M . "A Novel Dormand-Prince Based Hybrid Chaotic True Random Number Generator on FPGA". Balkan Journal of Electrical and Computer Engineering 9 (2021 ): 40-47
RIS TY - JOUR T1 - A Novel Dormand-Prince Based Hybrid Chaotic True Random Number Generator on FPGA AU - İsmail Koyuncu , Halil İbrahim Şeker , Murat Alçın , Murat Tuna Y1 - 2021 PY - 2021 N1 - doi: 10.17694/bajece.722911 DO - 10.17694/bajece.722911 T2 - Balkan Journal of Electrical and Computer Engineering JF - Journal JO - JOR SP - 40 EP - 47 VL - 9 IS - 1 SN - 2147-284X- M3 - doi: 10.17694/bajece.722911 UR - https://doi.org/10.17694/bajece.722911 Y2 - 2020 ER -
EndNote %0 Balkan Journal of Electrical and Computer Engineering A Novel Dormand-Prince Based Hybrid Chaotic True Random Number Generator on FPGA %A İsmail Koyuncu , Halil İbrahim Şeker , Murat Alçın , Murat Tuna %T A Novel Dormand-Prince Based Hybrid Chaotic True Random Number Generator on FPGA %D 2021 %J Balkan Journal of Electrical and Computer Engineering %P 2147-284X- %V 9 %N 1 %R doi: 10.17694/bajece.722911 %U 10.17694/bajece.722911
ISNAD Koyuncu, İsmail , Şeker, Halil İbrahim , Alçın, Murat , Tuna, Murat . "A Novel Dormand-Prince Based Hybrid Chaotic True Random Number Generator on FPGA". Balkan Journal of Electrical and Computer Engineering 9 / 1 (January 2021): 40-47 . https://doi.org/10.17694/bajece.722911
AMA Koyuncu İ , Şeker H , Alçın M , Tuna M . A Novel Dormand-Prince Based Hybrid Chaotic True Random Number Generator on FPGA. Balkan Journal of Electrical and Computer Engineering. 2021; 9(1): 40-47.
Vancouver Koyuncu İ , Şeker H , Alçın M , Tuna M . A Novel Dormand-Prince Based Hybrid Chaotic True Random Number Generator on FPGA. Balkan Journal of Electrical and Computer Engineering. 2021; 9(1): 40-47.
IEEE İ. Koyuncu , H. Şeker , M. Alçın and M. Tuna , "A Novel Dormand-Prince Based Hybrid Chaotic True Random Number Generator on FPGA", Balkan Journal of Electrical and Computer Engineering, vol. 9, no. 1, pp. 40-47, Jan. 2021, doi:10.17694/bajece.722911