A Novel Dead-Time Compensation Method for Three-Level Uninterruptible Power Supply

Year 2023, Volume: 3 Issue: 3, 125 - 132, 31.10.2023

Fevzi Zengin Hasan Kelebek A. Faruk Bakan

https://doi.org/10.5152/tepes.2023.23016

https://izlik.org/JA66EF79FT

Abstract

In this study, a new modulation method is proposed to reduce the harmonics at the output voltage due to dead time in uninterruptible power supply (UPS) applications. In UPS applications, it is desirable to have low-output voltage harmonics. Dead-time effects in a three-level UPS were investigated for various load conditions. Analysis and simulations related to the proposed method are given and the optimum solution is found by iteration. The validity of the proposed modulation method is tested on two different UPS systems. UPS1 is 20 kVA NPC type, and UPS2 is 160 kVA T type. It is observed that the theoretical and experimental results are in good agreement, and the total harmonic distortion value caused by dead time is significantly reduced at ohmic loads. The proposed method is activated at power factor >0.95 and it improves the output voltage quality as much as the ideal case where the dead time is zero.

Keywords

UPS , three-level inverter , dead-time compensation

References

• 1. L. Chen, and F. Z. Peng, “Dead-time elimination for voltage source inverters,” IEEE Trans. Power Electron., vol. 23, no. 2, pp. 574–580, 2008.
• 2. S.-W. Hyun, S.-J. Hong, and W. Chung-Yuen, “A Compensation Method to reduce sampling delay of Zero Dead-time PWM using 3-Level NPC PWM Inverter.” in IEEE Transportation Electrification Conference and Expo, Asia - Pacific (ITEC), Busan, Korea, Jun. 1–4, 2016, pp. 465–469.
• 3. H. Mese, and A. Ersak, “Compensation of dead-time effects in three- level neutral point clamped inverters based on space vector PWM,” International Aegean Conference on Electrical Machines and Power Electronics and Electromotion, Joint Conference, Istanbul, Turkey, Sep. 08–10, 2011, pp. 101–108.
• 4. D. Zhou, and D. G. Rouaud, “Dead-time effect and compensations of three-level neutral point clamp inverters for high-performance drive applications,” I.E.E.E Trans. Power Electron., vol.14, no.4, pp.782–788, 1999.
• 5. J.W. Kang, S.-W. Hyun, Y. Kan, H. Lee, and J. Lee, “A novel zero dead-time PWM method to improve the current distortion of a three-level NPC inverter,” Electronics, vol.9, no.12, p.2195, 2020.
• 6. X. Zhang, R. Burgos, D. Boroyevich, P. Mattavelli, and F. Wang, “Improved common-mode voltage elimination modulation with deadtime compensation for three-level neutral-point-clamped three-phase inverters,” in Proc. IEEE Energy Convers. Congr. Expo, 2013, pp. 4240–4246.
• 7. Y. Kan, S. -W. Hyun, S. -J. Hong, and C. -Y. Won, “Zero dead-time PWM implementation method for reducing total harmonic distortion in 3-level NPC inverter,” 18th International Conference on Electrical Machines and Systems (ICEMS), Vol. 2015, 2015, pp. 1069–1073.
• 8. A. Lewicki, “Dead-time effect compensation based on additional phase current measurements,” IEEE Trans. Ind. Electron., vol. 62, no. 7, 2015, pp. 4078–4085.
• 9. J.-H. Lee, and S.-K. Sul, “Compensation of nonlinearity of inverter through estimation of dead time effect,” in Proc. IEEE 9th Int. Power Electron. Motion Control Conf. (IPEMC2020-ECCE Asia), 2020, pp. 572-577.
• 10. Y. Yang, Y. Tang, and Y. Li, “Dead-time elimination method of high frequency inverter with SHEPWM,” 14th IEEE Conference on Industrial Electronics and Applications (ICIEA), Vol. 2019, 2019, pp. 457–461.
• 11. M. Berg, T. Messo, T. Roinila, and P. Mattavelli, “Deadtime Impact on the small-signal output impedance of Single-Phase Power Electronic Converters.” 20th Workshop on Control. and Modeling for Power Electronics (COMPEL), Vol. 2019, 2019, pp.1–8.
• 12. J. J. Sun, Z. Y. Chen, Y. Cen, M. Huang, and X. M. Zha, “Dead-time effect suppression with PMR control in single-phase H-bridge inverters,” 8th International Power Electronics and Motion Control. Conference (IPEMC-ECCE Asia). IEEE Publications, Vol. 2016, 2016, pp. 1072–1075.