FPGA Schematic Implementations and Comparison of FIR Digital Filter Structures

Abstract

In this study, we investigate the FPGA schematic implementations of finite impulse response (FIR) digital filters for three fundamental structures on Altera DE2-115 board without requiring any other software packages such as DSP Builder and Matlab Simulink. First of all, a low pass FIR digital filter is designed by using Matlab filter design and analysis tool (fdatool) program. Then, the designed filter is implemented and simulated on Matlab for a given input signal. After that, for three fundamental structures (namely direct-form, transposed direct-form, and symmetric direct-form) in literature, the designed filter is implemented schematically on Quartus-II software and then each project containing different structure implementation is compiled. Then, the digital filters implemented by each structure are simulated by University Program Vector Wave File (VWF) simulation program on Quartus-II software. Simulation results show that the obtained results are the same as the ones obtained on Matlab, which confirms that the schematic designs are successfully implemented. Moreover, the implemented digital filters are realized and successfully tested on Altera DE2-115 FPGA board. Finally, three fundamental FIR structures for various filter lengths from 11 to 51 are implemented to compare them in terms of total logic elements, total registers, and total memory.

Keywords

• Altera DE2-115,FIR filter,FPGA,Matlab,Quartus-II

References

1. [1] A. Antoniou, Digital Signal Processing: Signal, Systems, and Filters. New York: Mcgraw-hill, 2005.
2. [2] B.K.A. Ramu, “Implementing FIR and IIR Digital Filters Using PIC18 Microcontrollers”, Microchip Application Notes, pp.1-46, 2002.
3. [3] C.L. Hu, “Design and Verification of FIR Filter Based on Matlab and DSP”, International Conference on Image Analysis and Signal Processing (IASP), 9-11 Nov., Hangzhou, China, pp. 286-289, 2012.
4. [4] I. Thingom, P. Khundrakpam, “FPGA implementation of FIR filter using RADIX-2r”, International Conference on Wireless Communications, Signal Processing and Networking (WiSPNET), 23-25 March, Chennai, India, pp. 1524-1528, 2016.
5. [5] S. Karataş, E. Saritas, Her yönüyle FPGA ve VHDL. Palme Yayincilik, 2003.
6. [6] V.H. Deshmukh, A. Mishra, A.S. Bhalchandra, "FIR Filter Design on Chip Using VHDL" IPASJ International Journal of Computer Science. Vol. 2, No. 7, July, pp 12-16, 2014.
7. [7] R.M. Narsale, D. Gawali, A. Kulkarni, "FPGA Based Desing&Implementation of Low Power FIR Filter for ECG Signal Processing” IJSETR International Journal of Science, Engineering and Technology Research. Vol.3, No. 6, June, pp 1673-1677, 2014.
8. [8] K. Aboutabikh, I. Haidar, A. Garib, "Design and Implementation of a Digital FIR LPF with Variable Pass-Band for ECG Signal using FPGA” International Journal of Advanced Research in Computer and Communication Engineering. Vol.4, No. 9, September, pp 275-281, 2015.

9. [9] K. Aboutabikh, N. Aboukerdah, "Design and Implementation of a Multiband Digital Filter Using FPGA to Extract the ECG Signal in the Presence of Different Interference Signals” Computers in Biology and Medicine, Vol. 62, pp.1-13, 2015.
10. [10] https://www.mathworks.com/products.html?s_tid=gn_ps
11. [11] https://www.altera.com/downloads/download-center.html
12. [12] www.terasic.com.tw/_sub/de2-115
13. [13] Kaiser, J.F. (1974). Nonrecursive digital filter design using I0-sinh window function. Proc. IEEE Int. Symp. Circuits and Systems (ISCAS’74), San Francisco, Calif, USA, April, 20-23.
14. [14] O. Coşkun, K. Avci, “Schematic Implementations of FIR Digital Filters on Altera FPGA”, 2016 Book of Abstracts: 2nd International Conference on Engineering and Natural Sciences (ICENS 2016), 24-28 May, Srajevo, Bosnia and Herzagovina, pp. 664, 2016, (Abstract)