Research Article
BibTex RIS Cite

Veri İletişimi Kodlama Tekniklerinin FPGA Üzerinde Gerçekleştirilmesi

Year 2024, , 46 - 55, 25.03.2024
https://doi.org/10.57120/yalvac.1445939

Abstract

Özet 1 : Teknoloji altyapısı bulunan her geliştirmede veri iletişimi gerçekleşmektedir. Veri iletişiminin doğru ve uygun altyapılar kullanılarak sağlanması önem taşımaktadır. Hat kodlaması; fiziksel kanalın ve alıcı ekipmanın belirli özellikleri için optimal olarak ayarlanmış olan genlik ve zaman-ayrık sinyali tarafından taşınacak olan dijital sinyali temsil etmekten ibarettir. İletilecek olan sinyali iletim ortamının özelliklerine uyumlu olacak biçimlere çevirip, sinyal bozucu etkenlerden daha az etkilenebilecek biçimde ve en az bant genişliği kullanımını sağlayacak şekilde değiştiren sinyal işleme uygulamasıdır. Uygulamalarda kullanmak adına çeşitli hat kodlama tekniği mevcuttur. Hangi kodlama tekniğinin kullanılacağı, DC seviyesinin, PSD (Güç Spektral Yoğunluğu) durumunun, bant genişliği gerekliliklerinin, bit hata oranı performansının, saat sinyalinin geri kazanım kolaylığının veya içsel algılama özelliğinin varlığına veya yokluğuna bağlıdır. Bu çalışmada, Manchester, Differential Manchester, NRZ (Non-Return Zero, Sıfıra Dönmeyen), NRZ-Level ve NRZ-Invert hat kodlama tekniklerinin en yaygın donanım tanımlama dili olan Very High Speed İntegrated Circuit Hardware Description Language (VHDL) kullanılarak FPGA kartı üzerinde gerçekleştirilmesi anlatılmıştır. Gerçekleştirilen uygulamanın doğru sonuçlar verip vermediğini kontrol etmek adına, elde edilen tümleşik devreye 8 bitlik veri girişi üzerinden çalışma sağlayacak bir simülasyon kodu yazılmıştır. Simülasyonun çalıştırılması sonucunda her bir kodlama tekniği için oluşan çıkış sinyalleri incelenerek sistemin doğruluğu sağlanmıştır.


Özet 2 : Data communication takes place in every development that has a technology infrastructure. It is important to ensure data communication using correct and appropriate infrastructures. Line coding; It consists in representing the digital signal to be carried by the amplitude and time-discrete signal optimally adjusted for the particular characteristics of the physical channel and the receiving equipment. It is a signal processing application that converts the signal to be transmitted into forms that are compatible with the characteristics of the transmission medium and changes it in a way that is less affected by signal disturbances and ensures minimum bandwidth usage. Various line coding techniques are available for use in applications. Which coding technique to use depends on the DC level, PSD (Power Spectral Density) condition, bandwidth requirements, bit error rate performance, ease of recovery of the clock signal, or the presence or absence of intrinsic sensing capability. This paper describes the implementation of Manchester, Differential Manchester, NRZ (Non-Return Zero), NRZ-Level and NRZ-Invert line coding techniques on an FPGA board using Very High Speed Integrated Circuit Hardware Description Language (VHDL), the most common hardware description language In order to check whether the implemented application gives correct results, a simulation code was written to provide operation over 8-bit data input to the integrated circuit. As a result of running the simulation, the accuracy of the system was ensured by analysing the output signals generated for each coding technique.

References

  • [1] Gürfidan, R., & Ersoy, M. (2020). A New Hybrid Encryption Approach for Secure Communication: GenComPass. International Journal of Computer Network and Information Security, 12(4), 1-10.
  • [2] Gürfidan, R., & Ersoy, M. (2021). Blockchain-based music wallet for copyright protection in audio files. Journal of Computer Science & Technology, 21.
  • [3] Srinivasan, S., Kavitha, M., Rani, G. V., Manoharan, L., Terence, E., & Siva, A. V. (2023, March). Implementation of Digital Modulation Techniques in High-Speed FPGA Board. In 2023 Second International Conference on Electronics and Renewable Systems (ICEARS) (pp. 21-26). IEEE.
  • [4] Rajalakshmi, A., & Kavitha, A. (2023). Suppression of EMI using cost-effective FPGA-based digital communication modulation techniques in power converters. IETE Journal of Research, 69(6), 3711-3722.
  • [5] Kwiatkowski, P., & Szplet, R. (2020). Efficient implementation of multiple time coding lines-based TDC in an FPGA device. IEEE Transactions on Instrumentation and Measurement, 69(10), 7353-7364.
  • [6] Gupta, Ankit, Gurashish Singh. "Implementation and Analysis of Different Line Coding Schemes using Verilog." International Journal of Science, Engineering and Technology Research (IJSETR) 5.2 (2016): 395-401.
  • [7] Singh, V., & Mishra, B. (2014). FPGA implementation of various lines coding technique for efficient transmission of digital data in communication. Polar, 11(01), 11.
  • [8] Singh, Gurashish, vd. "FPGA implementation of different NRZ line coding schemes." 2016 1st India International Conference on Information Processing (IICIP). IEEE, 2016.
  • [9] Ersoy, M., & Kumral, C. D. (2021). Bilgisayar Destekli FPGA Tabanlı Sayısal Sistemler Deney Seti Tasarımı. Bilişim Teknolojileri Dergisi, 14(3), 301-312.
  • [10] Y. H. Zuo vd., "Design and Implementation of Manchester CODEC Based on FPGA", Applied Mechanics and Materials, Vol. 273, pp. 805-809, 2013.
  • [11] Kaur, Amrinder, Mandeep Singh & Balwinder Singh. "VHDL IMPLEMENTATION OF UNIVERSAL LINE ENCODER-DECODER FOR COMMUNICATION."
  • [12] Ali, Haitham Kareem, Esraa Zeki Mohammed. "Design artificial neural network using FPGA." IJCSNS 10.8 (2010): 88.
  • [13] Mishra, P. K., & Saxena, S. (2009). A novel approach for VHDL implementation of universal line encoder for communication. Journal of Scientific Research, 36(1), 30-40.
  • [14] El-Medany, Wael M. "FPGA implementation of RDR Manchester and D-Manchester CODEC design for wireless transceiver." 2008 National Radio Science Conference. IEEE, 2008.
Year 2024, , 46 - 55, 25.03.2024
https://doi.org/10.57120/yalvac.1445939

Abstract

References

  • [1] Gürfidan, R., & Ersoy, M. (2020). A New Hybrid Encryption Approach for Secure Communication: GenComPass. International Journal of Computer Network and Information Security, 12(4), 1-10.
  • [2] Gürfidan, R., & Ersoy, M. (2021). Blockchain-based music wallet for copyright protection in audio files. Journal of Computer Science & Technology, 21.
  • [3] Srinivasan, S., Kavitha, M., Rani, G. V., Manoharan, L., Terence, E., & Siva, A. V. (2023, March). Implementation of Digital Modulation Techniques in High-Speed FPGA Board. In 2023 Second International Conference on Electronics and Renewable Systems (ICEARS) (pp. 21-26). IEEE.
  • [4] Rajalakshmi, A., & Kavitha, A. (2023). Suppression of EMI using cost-effective FPGA-based digital communication modulation techniques in power converters. IETE Journal of Research, 69(6), 3711-3722.
  • [5] Kwiatkowski, P., & Szplet, R. (2020). Efficient implementation of multiple time coding lines-based TDC in an FPGA device. IEEE Transactions on Instrumentation and Measurement, 69(10), 7353-7364.
  • [6] Gupta, Ankit, Gurashish Singh. "Implementation and Analysis of Different Line Coding Schemes using Verilog." International Journal of Science, Engineering and Technology Research (IJSETR) 5.2 (2016): 395-401.
  • [7] Singh, V., & Mishra, B. (2014). FPGA implementation of various lines coding technique for efficient transmission of digital data in communication. Polar, 11(01), 11.
  • [8] Singh, Gurashish, vd. "FPGA implementation of different NRZ line coding schemes." 2016 1st India International Conference on Information Processing (IICIP). IEEE, 2016.
  • [9] Ersoy, M., & Kumral, C. D. (2021). Bilgisayar Destekli FPGA Tabanlı Sayısal Sistemler Deney Seti Tasarımı. Bilişim Teknolojileri Dergisi, 14(3), 301-312.
  • [10] Y. H. Zuo vd., "Design and Implementation of Manchester CODEC Based on FPGA", Applied Mechanics and Materials, Vol. 273, pp. 805-809, 2013.
  • [11] Kaur, Amrinder, Mandeep Singh & Balwinder Singh. "VHDL IMPLEMENTATION OF UNIVERSAL LINE ENCODER-DECODER FOR COMMUNICATION."
  • [12] Ali, Haitham Kareem, Esraa Zeki Mohammed. "Design artificial neural network using FPGA." IJCSNS 10.8 (2010): 88.
  • [13] Mishra, P. K., & Saxena, S. (2009). A novel approach for VHDL implementation of universal line encoder for communication. Journal of Scientific Research, 36(1), 30-40.
  • [14] El-Medany, Wael M. "FPGA implementation of RDR Manchester and D-Manchester CODEC design for wireless transceiver." 2008 National Radio Science Conference. IEEE, 2008.
There are 14 citations in total.

Details

Primary Language Turkish
Subjects Computer System Software, Computer Software, Programming Languages
Journal Section Articels
Authors

Cem Deniz Kumral 0000-0002-1326-4537

Mevlüt Ersoy 0000-0003-2963-7729

Early Pub Date March 19, 2024
Publication Date March 25, 2024
Submission Date March 1, 2024
Acceptance Date March 19, 2024
Published in Issue Year 2024

Cite

APA Kumral, C. D., & Ersoy, M. (2024). Veri İletişimi Kodlama Tekniklerinin FPGA Üzerinde Gerçekleştirilmesi. Yalvaç Akademi Dergisi, 9(1), 46-55. https://doi.org/10.57120/yalvac.1445939

http://www.yalvacakademi.org/