EFFICIENT HARDWARE ARCHITECTURE FOR SELECTIVE GRAY CODED BIT PLANE BASED LOW COMPLEXITY MOTION ESTIMATION

Year 2017, Volume: 30 Issue: 1, 69 - 78, 14.03.2017

Anıl Çelebi , Muhammad Aslam

Abstract

In video compression, motion estimation (ME) is exploited to remove temporal redundancy. Computationally, ME is one of the most expensive parts of a video encoder. In this work, efficient and novel hardware architecture is proposed to implement selective Gray-coded bit-plane based motion estimation algorithm. Spiral search algorithm is employed as search scheme in the novel hardware architecture. Experimental results show that considerable amount of hardware resources are saved thanks to the proposed architecture compared to the recent works in the literature.

Keywords

Video Coding, HEVC, Motion Estimation, FPGA, Hardware Architecture

References

• Kuhn, PM., Algorithms, Complexity Analysis and VLSI Architectures for MPEG-4 Motion Estimation 1st ed., Norwell, MA, USA, (1999).
• Chen, T-C., Chen, Y-H., Tsai, S-F., Chien, S-Y. and Chen, L-G., “ Fast Algorithm and Architecture Design of Low-Power Integer Motion Estimation for H.264/AVC”, IEEE T CIRC SYST VID, 17: 568-577, ( 2007).
• Wei, C., Hui, H., Jiarong, T. and Hao, M., “A High-performance Reconfigurable VLSI Architecture for VBSME in H.264”, IEEE T CONSUM ELECTR, 54: 1338-1345, (2008).
• Natarajan, B., Bhaskaran, V. and Konstantinides, K., “Low-complexity block-based motion estimation via one-bit transforms”, IEEE T CIRC SYST VID, 7: 702-706, (1997).
• Ertürk, A. and Ertürk, S., “Two-Bit Transform for Binary Block Motion Estimation”, IEEE T CIRC SYST VID, 15: 938-946, (2005).
• Urhan, O. and Ertürk, S., “Constrained one-bit transform for low-complexity block motion estimation”, IEEE T CIRC SYST VID, 17: 478-482, (2007).
• Çelebi, A., Urhan O., Hamzaoğlu, I. and Ertürk, S., “Efficient hardware implementations of low bit depth motion estimation algorithms”, IEEE SIGNAL PROC LET 16: 513-516, (2009).
• Akın, A., Doğan, Y. and Hamzaoğlu, I., “High Performance Hardware Architectures for One Bit Transform Based Motion Estimation”, IEEE T CONSUM ELECTR, 55: 941-949, (2009).
• Çelebi, A., Akbulut, O., Urhan, O., Hamzaoğlu, I. and Ertürk, S., “An All Binary Sub-Pixel Motion Estimation Approach and its Hardware Architecture”, IEEE Trans IEEE T CONSUM ELECTR, 54: 1928-1937, (2008).
• Çelebi, A., Akbulut, O., Urhan, O. and Erturk, S., “Truncated Gray-Coded Bit-Plane Matching Based Motion Estimation and its Hardware Architecture”, IEEE T CONSUM ELECTR, 55: 1530-1536, (2009).
• Chatterjee, SK., “Implementation of weighted constrained one-bit transformation based fast motion estimation”, IEEE T CONSUM ELECTR, 58: 646-653, (2012).
• Çelebi, A., Lee, HJ. and Ertürk, S., “Bit plane matching based variable block size motion estimation method and its hardware architecture”, IEEE T CONSUM ELECTR, 56: 1625-1633, (2010).
• Kuo, TY. and Wang, CH., “Fast local motion estimation and robust global motion decision for digital image stabilization”, Intelligent Information Hiding and Multimedia Signal Processing, IIHMSP '08 International Conference, Harbin-China, 442-445, (2008).
• Yavuz, S., Çelebi, A., Aslam, M. and Urhan, O., “Selective Gray-Coded Bit-Plane Based Low-Complexity Motion Estimation and its Hardware Architecture”, IEEE T CONSUM ELECTR, 62: 76-84, (2016).
• Tuan, JC., Chang, TS. and Jen, CW., “On the data reuse and memory bandwidth analysis for full-search block-matching VLSI architecture” , IEEE T CIRC SYST VID, 12: 61-72, (2002).
• Akın, A., Sayılar, G. and Hamzaoğlu, I., “High performance hardware architectures for one bit transform based single and multiple reference frame motion estimation”, IEEE T CONSUM ELECTR, 56: 1144-1152, (2010).
• Celebi, A. and Urhan, O., “High performance hardware architecture for constrained one-bit transform based motion estimation”, Signal Processing Conference, Barcelona-Spain, 2151-2155, (2011).