Araştırma Makalesi
BibTex RIS Kaynak Göster

Proposal of an analog voltmeter PCB’s design layout based on DFMEA methodology for failure reduction

Yıl 2018, Cilt: 5 Sayı: 1, 44 - 55, 05.04.2018
https://doi.org/10.31593/ijeat.409405

Öz

With the
constant demand of automotive industries for embedded electronic devices in
order to employ them in vehicles that needs constant monitoring and management
of their energy systems, analog voltmeters stands out in this kind of
application by their measurement efficiency and driver’s assistance. This
electronic device is often used for variable’s controlling in fields where
requires total measurement preciosion, such as: automotive ebedded
systems,  process control, electrical
machenary testing, electronic diagnosis and so on. The current work was designed
to the development of an analog voltmeter PCB’s design layout based on DFMEA
(Design Failure Mode and Effects Analysis) methodology, to avoid potential
failures during design conception. The confection process of those PCB’s
layouts begins with the analysis of two original circuits in AutoCAD, where the
main problem verifyed was the alterations to be done in the circuits due the
layer’s distribution scenario. This problem was solved through SMT components re-adjustment
applying DFMEA methodology. In the application of this meyhodology, the percentage
of  potential failures was about to 61% to
the first circuit and 38% to the second circuit. This results idicates that the
application of DFMEA in PCB’s design layout is highly efficient to detect,
identify and classify the risk and severity of potential failures during the
project development.              



Keywords- Vehicle electronics, embedded systems, DFMEA, PCB design,
instrumentation, failure reduction

Kaynakça

  • [1] F239 – Física Experimental III, “Instrumentos de medida elétrica,” Institúto de Física Gleb Wataghin – UNICAMP.
  • [2] D. K. Bonello, “Relatório de Estágio de Curso Técnico de Mecatrônica,” Colégio Politécnico Bento Quirino, 2011.
  • [3] A. Santana and M. Massarani, “Engenharia do valor associada ao DFMEA no desenvolvimento do produto,” Society of Automotive Engineers Inc, 2005.
  • [4] P. Theo and K. Case, “Failure modes and effects analysis through knowledge modelling,” Journal of Materials Processing Technology, pp.253-260.
  • [5] S.H. Teng and S.Y. Ho, “Failure mode and effects analysis,” International Journal of Quality & Reliability Management, vol. 13, pp.8-26, no.5.
  • [6] FMEA – Third Edition, “Potential failure mode and effects analysis,” DaimlerChrysler Corporation, Ford Motor Company, General Motors Corporation, 2001.
  • [7] FMEA Handbook, “Failure mode and effects analysis – version 4.1,” Ford Motor Company, 2004.
  • [8] Md. Imran Hossain Jony and Md. Moshiur Rahman, “Construction of microcontroller based digital voltmeter,” International Journal of Science and Research (IJSR), vol. 3, pp.1-4, no.1.
  • [9] S. Clodoaldo, “Aplicações com o circuito integrado LM3914,” Clube da Eletrônica, 2006. Avaliable at: http://www.clubedaeletronica.com.br.
  • [10] B. Newton C., “Produtos/componentes: código para resistores SMD,” Saber Eletrônica, 2008. Avaliable at: http://www.sabereletronica.com.br/secoes/leitura/658.
  • [11] B. Newton C., “Projetos/manutenção: retrabalho de componentes SMD,” Saber Eletrônica, 2008. Avaliable at: http://www.sabereletronica.com.br/secoes/leitura/1292.
Yıl 2018, Cilt: 5 Sayı: 1, 44 - 55, 05.04.2018
https://doi.org/10.31593/ijeat.409405

Öz

Kaynakça

  • [1] F239 – Física Experimental III, “Instrumentos de medida elétrica,” Institúto de Física Gleb Wataghin – UNICAMP.
  • [2] D. K. Bonello, “Relatório de Estágio de Curso Técnico de Mecatrônica,” Colégio Politécnico Bento Quirino, 2011.
  • [3] A. Santana and M. Massarani, “Engenharia do valor associada ao DFMEA no desenvolvimento do produto,” Society of Automotive Engineers Inc, 2005.
  • [4] P. Theo and K. Case, “Failure modes and effects analysis through knowledge modelling,” Journal of Materials Processing Technology, pp.253-260.
  • [5] S.H. Teng and S.Y. Ho, “Failure mode and effects analysis,” International Journal of Quality & Reliability Management, vol. 13, pp.8-26, no.5.
  • [6] FMEA – Third Edition, “Potential failure mode and effects analysis,” DaimlerChrysler Corporation, Ford Motor Company, General Motors Corporation, 2001.
  • [7] FMEA Handbook, “Failure mode and effects analysis – version 4.1,” Ford Motor Company, 2004.
  • [8] Md. Imran Hossain Jony and Md. Moshiur Rahman, “Construction of microcontroller based digital voltmeter,” International Journal of Science and Research (IJSR), vol. 3, pp.1-4, no.1.
  • [9] S. Clodoaldo, “Aplicações com o circuito integrado LM3914,” Clube da Eletrônica, 2006. Avaliable at: http://www.clubedaeletronica.com.br.
  • [10] B. Newton C., “Produtos/componentes: código para resistores SMD,” Saber Eletrônica, 2008. Avaliable at: http://www.sabereletronica.com.br/secoes/leitura/658.
  • [11] B. Newton C., “Projetos/manutenção: retrabalho de componentes SMD,” Saber Eletrônica, 2008. Avaliable at: http://www.sabereletronica.com.br/secoes/leitura/1292.
Toplam 11 adet kaynakça vardır.

Ayrıntılar

Birincil Dil İngilizce
Bölüm Research Article
Yazarlar

Daniel Bonello

Yuzo Iano Bu kişi benim

Umberto Neto Bu kişi benim

Yayımlanma Tarihi 5 Nisan 2018
Gönderilme Tarihi 25 Mart 2018
Kabul Tarihi 30 Mart 2018
Yayımlandığı Sayı Yıl 2018 Cilt: 5 Sayı: 1

Kaynak Göster

APA Bonello, D., Iano, Y., & Neto, U. (2018). Proposal of an analog voltmeter PCB’s design layout based on DFMEA methodology for failure reduction. International Journal of Energy Applications and Technologies, 5(1), 44-55. https://doi.org/10.31593/ijeat.409405
AMA Bonello D, Iano Y, Neto U. Proposal of an analog voltmeter PCB’s design layout based on DFMEA methodology for failure reduction. IJEAT. Nisan 2018;5(1):44-55. doi:10.31593/ijeat.409405
Chicago Bonello, Daniel, Yuzo Iano, ve Umberto Neto. “Proposal of an Analog Voltmeter PCB’s Design Layout Based on DFMEA Methodology for Failure Reduction”. International Journal of Energy Applications and Technologies 5, sy. 1 (Nisan 2018): 44-55. https://doi.org/10.31593/ijeat.409405.
EndNote Bonello D, Iano Y, Neto U (01 Nisan 2018) Proposal of an analog voltmeter PCB’s design layout based on DFMEA methodology for failure reduction. International Journal of Energy Applications and Technologies 5 1 44–55.
IEEE D. Bonello, Y. Iano, ve U. Neto, “Proposal of an analog voltmeter PCB’s design layout based on DFMEA methodology for failure reduction”, IJEAT, c. 5, sy. 1, ss. 44–55, 2018, doi: 10.31593/ijeat.409405.
ISNAD Bonello, Daniel vd. “Proposal of an Analog Voltmeter PCB’s Design Layout Based on DFMEA Methodology for Failure Reduction”. International Journal of Energy Applications and Technologies 5/1 (Nisan 2018), 44-55. https://doi.org/10.31593/ijeat.409405.
JAMA Bonello D, Iano Y, Neto U. Proposal of an analog voltmeter PCB’s design layout based on DFMEA methodology for failure reduction. IJEAT. 2018;5:44–55.
MLA Bonello, Daniel vd. “Proposal of an Analog Voltmeter PCB’s Design Layout Based on DFMEA Methodology for Failure Reduction”. International Journal of Energy Applications and Technologies, c. 5, sy. 1, 2018, ss. 44-55, doi:10.31593/ijeat.409405.
Vancouver Bonello D, Iano Y, Neto U. Proposal of an analog voltmeter PCB’s design layout based on DFMEA methodology for failure reduction. IJEAT. 2018;5(1):44-55.