A Configurable Interface for Analog Sensor Outputs

Abstract

Reading out analog sensor outputs can be a challenging task at low frequencies because of the low frequency noise. To obtain a sensor signal clearly, special interface circuits are required. By using such circuits, analog signals are cleaned from offset, drift and 1/f noise. Besides, if the interface circuitry is configurable, it can be possible to interface to inputs at different frequency ranges. At the interface block, analog sensor output signal is moved to a frequency band where low frequency noise effects are not dominant by using chopping modulation technique. The frequency-shifted signal is then filtered using various filter types. To remove the low frequency noise before moving the signal back to the original band, Gm-C filter is used. The entire topology can be configured by a 5-bit digital to analog converter (DAC) called Biasing DAC (BDAC). This allows us to digitally change the biasing current of operational transconductance amplifiers (OTA), so that OTA based amplifiers and filters can operate at different frequency ranges. As conclusion, a configurable analog sensor interface has been designed. The design and layouts have been realized and simulated in Cadence Virtuoso using UMC 130nm CMOS technology.

Keywords

• Sensor
• Sensor Interfaces
• analog

References

1. [1] F. Butti, P. Bruschi, M. Piotto, “A chopper modulated low noise instrumentation amplifier for MEMS thermal sensors interfacing”, 2011 7th Conference on Ph. D. Research in Microelectronics and Electronics, Madonna di Campiglio, Italy, 2011, pp. 133–136.
2. [2] A. N. Mohamed, H. N. Ahmed, M. Elkhatib, K. A. Shehata, “A low power low noise capacitively coupled chopper instrumentation amplifier in 130 nm CMOS for portable biopotential acquisiton systems”, 2013 International Conference on Computer Medical Applications (ICCMA), Sousse, Tunisia, 2013, pp. 1–5.
3. [3] Y. Ando, N. H. Fletcher, M. R. Schroeder, “Modern Acoustics and Signal Processing”, pp. 12–13, 2007.
4. [4] J. Wu, G. K. Fedder, L. R. Carley, “A low-noise low-offset capacitive sensing amplifier for a 50-µg/√Hz monolithic CMOS MEMS accelerometer”, IEEE Journal of Solid-State Circuits, vol. 39, no. 5, pp. 722–730, 2004.
5. [5] R. Wu,, J. H. Huijsing, K. A. Makinwa, “Precision instrumentation amplifiers and read-out integrated circuits”, Springer Science & Business Media, 2012.
6. [6] J.F. Witte, “Dynamic offset compensated CMOS amplifiers” EEMCS, Delft University of Technology, 2008, p.178.
7. [7] A. Sarrafinazhad, I. Kara, F. Baskaya, “Design of blocks for a Field Programmable Mixed Array (FPMA)”, 2015 IEEE East-West Design Test Symposium (EWDTS), 2015, pp. 1–6.
8. [8] P. E. Allen, D. R. Holberg, “CMOS analog circuit design”, Elsevier, 2011.

9. [9] Q. Fan, K. A. Makinwa, J. H. Huijsing, “Capacitively-Coupled Chopper Amplifiers” Springer, 2017.
10. [10] P. R. Gray, P. J. Hurst, S. H. Lewis, R. G. Meyer, “Analysis and design of analog integrated circuits” John Wiley & Sons, 2009.
11. [11] A. Lewinski and J. Silva-Martinez, “OTA linearity enhancement technique for high frequency applications with IM3 below -65dB”, Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003, pp. 9–12.
12. [12] J. L. L. Ochoa, E. M. Guerrero, E. J. Hernandez, “A 3rd order OTA-C low pass filter for W-CDMA standard applications in zero-IF receiver”, CONIELE-COMP 2013, 23rd International Conference on Electronics, Communications and Computing, 2013, pp. 249–253.
13. [13] A. Sarrafinazhad, I. Kara, F. Baskaya, “Design of a digitally tunable 5th order GM-C filter using linearized OTA in 90nm CMOS technology”, 2015 International Symposium on Signals, Circuits and Systems (ISSCS), 2015, pp. 1–4.