Araştırma Makalesi

DESIGN OF HARDWARE IN THE LOOP (HIL) SIMULATOR BOARD FOR POWER ELECTRONIC SYSTEMS AND ITS IMPLEMENTATION FOR ACTIVE POWER FILTERS

Cilt: 28 Sayı: 1 30 Nisan 2023
PDF İndir
TR EN

DESIGN OF HARDWARE IN THE LOOP (HIL) SIMULATOR BOARD FOR POWER ELECTRONIC SYSTEMS AND ITS IMPLEMENTATION FOR ACTIVE POWER FILTERS

Öz

In this study, firstly, a general-purpose test simulator circuit was developed that could test the response of the circuits used in power electronic systems on hardware under various operating conditions (hardware in the loop). In the next step, a control board to be used for Shunt Active Power Filters (SAPF) was designed. The control software for SAPF was prepared using CubeMX IDE compiler for two different harmonic extraction methods using instantaneous reactive power theory (IRPT) and synchronous rotating reference frame (SRF) methods. Finally, before connecting the prototype SAPF control board and software to the real system, it had been verified to work safely using the designed test system. With this study, both the SAPF prototype circuit was prepared and a cost-effective system that could be found in the market was designed.

Anahtar Kelimeler

Destekleyen Kurum

Kütahya Dumlupınar Üniversitesi Bilimsel Araştırma Projeleri Birimi

Proje Numarası

2020-16

Teşekkür

This work is supported by the Scientific Research Projects Commission of Kütahya Dumlupınar University with the project number of 2020-16.

Kaynakça

  1. 1. Assiene Mouodo, L. V., Mahamat ALI, A. H., Tamba, J. G., and Olivier, T. S. M. (2022). Comparison and classification of six reference currents extraction algorithms for harmonic compensation on a stochastic power network: Case of the TLC hybrid filter, Cogent Engineering, 9(1), doi:10.1080/23311916.2022.2076322.
  2. 2. Arya, S. R., and Singh, B. (2014). Power quality improvement under nonideal AC mains in distribution system, Electric Power Systems Research, 106, 86-94, doi:10.1016/j.epsr.2013.08.008.
  3. 3. Balikci, A., Hafezi, H., and Akpınar, E. (2022). Cascaded controller for single-phase shunt active power filter and STATCOM, International Journal of Renewable Energy Technology, 13(1), 28-47, doi:10.1504/IJRET.2022.120329.
  4. 4. Bhattacharya, A., Chakraborty, C., and Bhattacharya, S. (2009). Shunt compensation, IEEE Industrial Electronics Magazine, 3(3), 38–49. doi: 10.1109/MIE.2009.933881.
  5. 5. Bouscayrol, A. (2010). Hardware-In-the-Loop simulation, in Industrial Elecronics Handbooks, 2nd ed. Chicago, IL, USA: Taylor & Francis, tome 3, ch. M35, Dec. 2010.
  6. 6. Corradini, L., Stefanutti, W., and Mattavelli, P. (2008). Analysis of multisampled current control for active filters, IEEE Transactions on Industry Applications, 44(6), 1785–1794. doi: 10.1109/TIA.2008.2006327.
  7. 7. Costa-Castello, R., Grino, R., Parpal, R.C., and Fossas, E. (2009). High-performance control of a single-phase shunt active filter, IEEE Transactions on Control Systems Technology, 17(6), 1318–1329. doi:10.1109/TCST.2008.2007494.
  8. 8. Çolak, İ., Bayindir, R., Irmak, E., and Kaplan, O. (2011). A comparative study of harmonic extraction methods for single phase shunt active power filter, In 2011 International Conference on Power Engineering, Energy and Electrical Drives,1-4, doi:10.1109/PowerEng.2011.6036515.

Ayrıntılar

Birincil Dil

İngilizce

Konular

Yazılım Mühendisliği, Elektrik Mühendisliği

Bölüm

Araştırma Makalesi

Yayımlanma Tarihi

30 Nisan 2023

Gönderilme Tarihi

18 Ağustos 2022

Kabul Tarihi

11 Ocak 2023

Yayımlandığı Sayı

Yıl 2023 Cilt: 28 Sayı: 1

Kaynak Göster

APA
Tekçe, F., & Vardar, K. (2023). DESIGN OF HARDWARE IN THE LOOP (HIL) SIMULATOR BOARD FOR POWER ELECTRONIC SYSTEMS AND ITS IMPLEMENTATION FOR ACTIVE POWER FILTERS. Uludağ Üniversitesi Mühendislik Fakültesi Dergisi, 28(1), 107-122. https://doi.org/10.17482/uumfd.1164004
AMA
1.Tekçe F, Vardar K. DESIGN OF HARDWARE IN THE LOOP (HIL) SIMULATOR BOARD FOR POWER ELECTRONIC SYSTEMS AND ITS IMPLEMENTATION FOR ACTIVE POWER FILTERS. UUJFE. 2023;28(1):107-122. doi:10.17482/uumfd.1164004
Chicago
Tekçe, Ferzende, ve Kadir Vardar. 2023. “DESIGN OF HARDWARE IN THE LOOP (HIL) SIMULATOR BOARD FOR POWER ELECTRONIC SYSTEMS AND ITS IMPLEMENTATION FOR ACTIVE POWER FILTERS”. Uludağ Üniversitesi Mühendislik Fakültesi Dergisi 28 (1): 107-22. https://doi.org/10.17482/uumfd.1164004.
EndNote
Tekçe F, Vardar K (01 Nisan 2023) DESIGN OF HARDWARE IN THE LOOP (HIL) SIMULATOR BOARD FOR POWER ELECTRONIC SYSTEMS AND ITS IMPLEMENTATION FOR ACTIVE POWER FILTERS. Uludağ Üniversitesi Mühendislik Fakültesi Dergisi 28 1 107–122.
IEEE
[1]F. Tekçe ve K. Vardar, “DESIGN OF HARDWARE IN THE LOOP (HIL) SIMULATOR BOARD FOR POWER ELECTRONIC SYSTEMS AND ITS IMPLEMENTATION FOR ACTIVE POWER FILTERS”, UUJFE, c. 28, sy 1, ss. 107–122, Nis. 2023, doi: 10.17482/uumfd.1164004.
ISNAD
Tekçe, Ferzende - Vardar, Kadir. “DESIGN OF HARDWARE IN THE LOOP (HIL) SIMULATOR BOARD FOR POWER ELECTRONIC SYSTEMS AND ITS IMPLEMENTATION FOR ACTIVE POWER FILTERS”. Uludağ Üniversitesi Mühendislik Fakültesi Dergisi 28/1 (01 Nisan 2023): 107-122. https://doi.org/10.17482/uumfd.1164004.
JAMA
1.Tekçe F, Vardar K. DESIGN OF HARDWARE IN THE LOOP (HIL) SIMULATOR BOARD FOR POWER ELECTRONIC SYSTEMS AND ITS IMPLEMENTATION FOR ACTIVE POWER FILTERS. UUJFE. 2023;28:107–122.
MLA
Tekçe, Ferzende, ve Kadir Vardar. “DESIGN OF HARDWARE IN THE LOOP (HIL) SIMULATOR BOARD FOR POWER ELECTRONIC SYSTEMS AND ITS IMPLEMENTATION FOR ACTIVE POWER FILTERS”. Uludağ Üniversitesi Mühendislik Fakültesi Dergisi, c. 28, sy 1, Nisan 2023, ss. 107-22, doi:10.17482/uumfd.1164004.
Vancouver
1.Ferzende Tekçe, Kadir Vardar. DESIGN OF HARDWARE IN THE LOOP (HIL) SIMULATOR BOARD FOR POWER ELECTRONIC SYSTEMS AND ITS IMPLEMENTATION FOR ACTIVE POWER FILTERS. UUJFE. 01 Nisan 2023;28(1):107-22. doi:10.17482/uumfd.1164004

DUYURU:

30.03.2021- Nisan 2021 (26/1) sayımızdan itibaren TR-Dizin yeni kuralları gereği, dergimizde basılacak makalelerde, ilk gönderim aşamasında Telif Hakkı Formu yanısıra, Çıkar Çatışması Bildirim Formu ve Yazar Katkısı Bildirim Formu da tüm yazarlarca imzalanarak gönderilmelidir. Yayınlanacak makalelerde de makale metni içinde "Çıkar Çatışması" ve "Yazar Katkısı" bölümleri yer alacaktır. İlk gönderim aşamasında doldurulması gereken yeni formlara "Yazım Kuralları" ve "Makale Gönderim Süreci" sayfalarımızdan ulaşılabilir. (Değerlendirme süreci bu tarihten önce tamamlanıp basımı bekleyen makalelerin yanısıra değerlendirme süreci devam eden makaleler için, yazarlar tarafından ilgili formlar doldurularak sisteme yüklenmelidir).  Makale şablonları da, bu değişiklik doğrultusunda güncellenmiştir. Tüm yazarlarımıza önemle duyurulur.

Bursa Uludağ Üniversitesi, Mühendislik Fakültesi Dekanlığı, Görükle Kampüsü, Nilüfer, 16059 Bursa. Tel: (224) 294 1907, Faks: (224) 294 1903, e-posta: mmfd@uludag.edu.tr