Investigation of Power Consumption Effect of Various Memristor Emulators on a Logic Gate

Abstract

Memristor, also known as memory resistor, is considered as the fourth passive electronic element expressing the relationship between magnetic flux and electric charge. One of the most important features of the memristor is that it has low power consumption. Minimizing power consumption is an important issue in the electronic circuits. However, the fact that the memristor element was not yet fully manufactured has led researchers to design memristor-like emulator circuits. These circuits, which approximate the memristor properties, are realized by combining the other existing electronic elements. In this paper, a basic NAND logic gate is considered and the change in power consumption when using a memristor instead of the standard resistor in the gate circuit is examined. For this purpose, the NAND logic circuit was constituted for four different memristor emulators, and the power consumption values of these circuits were obtained by simulation and experiments. These values are compared with the power consumption values of NAND circuits obtained by using standard resistors equivalent to the memristor resistance. The results clearly show that the memristor gate circuits reduce power consumption compared to standard resistive gate circuits.

Keywords

• memristor
• memristive systems
• memristor emulators
• NAND gate
• power consumption

References

1. Referans1: L. O. Chua, “Memristor-the missing circuit element,” IEEE Transactions on Circuit Theory, vol. 18, no.5, pp. 507-519,1971.
2. Referans2: L. O. Chua and S. M. Kang, “Memristive devices and systems,” Proceedings of the IEEE, vol. 64, no.2, pp. 209-223,1976.
3. Referans3: L. O. Chua, “Device modeling via nonlinear circuit elements,” IEEE Transactions on Circuits and Systems, vol. 27, no.11, pp. 1014-1044, 1980.
4. Referans4: G. Oster and D. Auslander, “The Memristor: A New Bond Graph Element,” Transactions of ASME, vol.72, pp.1-4, 1972.
5. Referans5: Y. F. Lam, “Formulation of normal form equations of nonlinear networks containing memristors and coupled elements,” IEEE Transactions on Circuit Theory, vol. 19, no.6, pp.585-594,1972.
6. Referans6: K. C. Liu, “Dynamic behavior of a memristive circuit model for long-base P-N junction diodes,” Northridge: California State University, Master of Science Engineering Project Report,1975.
7. Referans7: M. Miliç and L. Novak, “The anti-Lagrangian equations: A missing network description,” Journal of the Franklin Institute, vol.307, no. 3, pp.183-191,1979.
8. Referans8: F. A. Buot and A. K. Rajagopal, “Binary information storage at zero bias in quantum-well diodes,” Journal of Applied Physics, vol.76, no.9, pp.5552-5560,1994.

9. Referans9: A. Beck et al., “Reproducible switching effect in thin oxide films for memory applications,” Journal of Applied Physics, vol. 77, no.1, pp.139-141, 2000.
10. Referans10: G. Snider, “Self-organized computation with unreliable, memristive nanodevices,” Nanotechnology, vol. 18, no.36, pp. 365202, 2007.
11. Referans11: S. Gursul, “Investigation of the effects of different memristor emulators on electronic circuits,” Msc Thesis, İnonu University, Malatya, Turkey, 2020.
12. Referans12: R. S. Williams, “How we found the missing memristor," Spectrum, IEEE, 45, pp.28–35, 2008.
13. Referans13: D. B. Strukov et al., “The missing memristor found,” Nature 453, pp. 80–83, 2008.
14. Referans14: S. Gürsul and S.E. Hamamci, “Comparison of Different Memristor Emulators on Low-Pass Filter Circuit,” presented at. ISMSIT 2019 3rd International Symposium on Multidisciplinary Studies and Innovative Technologies, Ankara, 1-4, 2019.
15. Referans15: S. Gürsul and S.E. Hamamci, “Performance Comparison of Various Memristor Emulators on a Phase Shifting Oscillator Circuit,” presented at 7th International Conference on Electrical and Electronics Engineering (ICEEE), Antalya, 23-27, 2020.
16. Referans16: K. A. Faruque et al., “Memristor-based low-power high-speed nonvolatile hybrid memory array design,” Circuits Syst. Signal Process, vol.36, no.9, pp.3585–3597,2020.
17. Referans17: S. H. Jo et al., “Nanoscale memristor device as synapse in neuromorphic systems,” Nano Lett, vol.10, no.4, pp.1297–1301, 2010.
18. Referans18: M. E. Sahin et al., “Design of a hyperchaotic memristive circuit based on wien bridge oscillator,” Computers & Electrical Engineering, vol.88, no. 106826, 2020.
19. Referans19: M. E. Sahin et al., “Application and Modeling of a Novel 4D Memristive Chaotic System for Communication Systems,” Circuits, Systems, and Signal Processing, vol.39, pp.3320-3349, 2020.
20. Referans20: R. Mutlu and E. Karakulak, “Emulator circuit of TiO2 memristor with linear dopant drift made using analog multiplier”, ELECO2010 Electrical, Electronics and Computer Engineering, pp.380-384, 2010.
21. Referans21: B. Muthuswamy, “Implementing Memristor Based Chaotic Circuits,” International Journal of Bifurcation and Chaos, vol.20, no.5, pp.1335- 1350, 2010.
22. Referans22: A. G. Alharbi et al., “A new simple emulator circuit for current controlled memristor,” 2015 IEEE International Conference on Electronics, Circuits, and Systems (ICECS), pp. 288 – 291, 2015.
23. Referans23: A. G. Alharbi et al. “Simple generic memristor emulator for voltage-controlled models,” In 2016 IEEE 59th Internationa Midwest Symposium on, pp.1-4, 2016.
24. Referans24: M. M. Mano and C. Kime, Logic and Computer Design Fundamentals, Prentice Hall, 2007.